




LIBRARY OF THE  
UNIVERSITY OF ILLINOIS  
AT URBANA-CHAMPAIGN

510.84

Il6r

no.475-480

cop.2













Digitized by the Internet Archive  
in 2013

<http://archive.org/details/onsynthesisbyint480cull>





10.84  
262  
480  
Report No. 480

Math

ON THE SYNTHESIS BY INTEGER PROGRAMMING  
OF OPTIMAL NOR GATE NETWORKS FOR FOUR  
VARIABLE SWITCHING FUNCTIONS

by

Jay Niel Culliney

THE LIBRARY OF THE

SEP 30 1971

UNIVERSITY OF ILLINOIS  
AT URBANA-CHAMPAIGN

September 1971



DEPARTMENT OF COMPUTER SCIENCE  
UNIVERSITY OF ILLINOIS AT URBANA-CHAMPAIGN · URBANA, ILLINOIS



Report No. 480

ON THE SYNTHESIS BY INTEGER PROGRAMMING  
OF OPTIMAL NOR GATE NETWORKS FOR FOUR  
VARIABLE SWITCHING FUNCTIONS\*

by

Jay Niel Culliney

September 1971

Department of Computer Science  
University of Illinois  
Urbana, Illinois 61801

\* This work was submitted in partial fulfillment of the requirements for the degree of Master of Science in Computer Science in the Graduate College of the University of Illinois, September 1971 and supported in part by the National Science Foundation under Grant No. NSF GJ-503.



## ACKNOWLEDGMENT

The author would like to express his deep gratitude to his advisor, Professor Saburo Muroga, for his enthusiastic guidance and encouragement during the preparation of this thesis, and also for his careful reading and valuable suggestions for the improvement of the original manuscript.

This work was supported in part by the National Science Foundation under Grant No. NSF GJ-503.

This paper is dedicated to two friends, Janet Lynn and John Misha Petkevich.



TABLE OF CONTENTS

	PAGE
1. INTRODUCTION . . . . .	1
2. INTEGER PROGRAMMING AND IMPLICIT ENUMERATION . . . . .	2
3. ALL-INTERCONNECTION NOR SYNTHESIS . . . . .	8
4. AUGMENTATION OF PARTIAL SOLUTION . . . . .	.20
5. RESULTS . . . . .	.26
6. CONCLUSION . . . . .	.35
APPENDICES . . . . .	.36
LIST OF REFERENCES . . . . .	.56





## 1. INTRODUCTION

This report represents an effort to apply the implicit enumeration algorithm developed in [2, 14, 15] to the problem of synthesizing optimal networks for four variable switching functions. In particular, NOR gates were used in the synthesis of these networks; complements of variables were assumed to be unavailable.

To avoid superfluous efforts, the 65,536 functions of four variables were divided into 3,984 P (permutation of variables) equivalence classes. From among the representative functions of these classes, were selected 438 functions for which optimal networks were synthesized. These selected functions required from 3 to 8 NOR gates in their network realizations (networks, and the corresponding functions, of 2 or fewer NOR gates are easily exhausted by hand<sup>\*</sup>).

Although networks with the minimal numbers of gates were already known for 436 of these functions<sup>[12]</sup>, this report is believed to be the first listing of networks for these functions where the sum of the number of connections of external variables to gates plus the number of interconnections among gates is also known to be minimal.

---

\*

See Appendix D.

## 2. INTEGER PROGRAMMING AND IMPLICIT ENUMERATION

The problem of finding an optimal network to realize a given function is conveniently posed as an integer programming problem. This approach proves to be very flexible, accommodating a wide spectrum of optimality criteria.

The general integer programming problem with  $N$  unknown variables and  $m$  constraints may be stated:

$$\begin{array}{ll}
 \text{minimize} & \vec{c} \cdot \vec{x} \\
 \text{subject to} & \vec{b} + A \vec{x} \geq 0 \\
 \text{where} & \vec{c} = [c_1, \dots, c_N], c_i \geq 0 \quad i = 1, \dots, N; \\
 & \vec{b} = [b_1, \dots, b_m]; \\
 \text{and} & A = [a_{ij}]_{mN}
 \end{array}$$

are coefficient matrices and  $\vec{x} = [x_1, \dots, x_N]$  is an  $N$ -dimensional vector of variables. In this work, all coefficients and variables are integral; and the variables,  $x_i$ 's, assume only the values 1 or 0.

The objective function,  $\vec{c} \cdot \vec{x}$ , represents the "cost" of a proposed solution  $\vec{x}$ . In minimizing  $\vec{c} \cdot \vec{x}$ , we are finding the  $\vec{x}$  which yields the lowest "cost". One way to do this is to generate every possible  $\vec{x}$  (there are  $2^N$  such vectors since  $x_i = 0, 1$ ), test each to see if it satisfies the constraints  $\vec{b} + A \vec{x} \geq 0$ , discard those that fail, and select the  $\vec{x}$ 's (or  $\vec{x}$ , if there is only one) with the lowest cost out of those remaining. These  $\vec{x}$ 's must then be optimal solutions to the integer programming problem by virtue of the fact that all potential solutions would have been explicitly enumerated and examined.

This algorithm is theoretically possible, but, for large values of  $N$ , it becomes impossible in practice. For example, for two problems in this work, 1112 variables are employed. To examine  $2^{1112}$  possible  $\vec{x}$ 's individually, say at the rate of one billion  $\vec{x}$ 's per second, would require about  $2^{1057}$  years (plus or minus a couple orders of magnitude).

Luckily, a vastly more efficient algorithm is available for solving this type of zero-one problem: the implicit enumeration method.\* As its name suggests, it enumerates implicitly all of the  $2^N$  solutions and selects the best feasible solution(s).

To illustrate how constraints may be written as inequalities, consider a person making payments on his monthly bills. (For the sake of this example, only allow the  $x_i$  to assume integral values other than 0 or 1.) One of the constraints this person must work under is:

$$-\sum_i (\text{PAYMENT ON BILL } i) + \sum_k (\text{LOAN FROM COMPANY } k) + \text{MONTHLY INCOME} \geq 0.$$

In this case, the monthly income is an element of  $\vec{b}$ , the coefficients of the corresponding row of  $A$  are - 1's and + 1's (and 0's for columns corresponding to any variables not appearing in this constraint), and the payments on various bills and loans from various companies are elements of  $\vec{x}$ .

To understand the implicit enumeration scheme, several definitions are necessary:

---

\* For details of the implicit enumeration algorithm, see [2], [8], and [11]. The mathematical theory behind this algorithm is outlined in [1], [7], [8], and [9].

A solution is an assignment of the values 0 or 1 to all the variables of  $\vec{x}$ .

A solution which satisfies  $\vec{b} + A \vec{x} \geq 0$  is said to be feasible; a solution which does not, is said to be infeasible.

A feasible solution which minimizes  $\vec{c} \vec{x}$  is called an optimal feasible solution.

A partial solution,  $S$ , is defined as an ordered assignment of binary values to a proper subset of the  $N$  variables of  $\vec{x}$ .

A variable that has not been assigned a value is called a free variable; a variable that has been assigned is called a fixed variable.

A completion of a partial solution  $S$  is a solution consisting of  $S$  followed by a binary assignment to all free variables of  $S$ .

Since the implicit enumeration algorithm is discussed in depth elsewhere<sup>[13]</sup> and since many of the details are unnecessary for the purpose of understanding this report, the algorithm will only be outlined as shown in the simplified flowchart of Fig. 2.1. (However, the part of the algorithm which chooses variables to augment the partial solutions, being tailored specifically for this NOR network problem, will be discussed in more detail in Section 4.)

Starting with a given partial solution  $S^0$  (which may be an assignment to no variables at all) and an incumbent solution (the feasible solution having the smallest value of the objective function obtained so far), the main block, labeled "CHK-IEQ" (for "check inequalities"), is entered. In a typical application of the implicit enumeration algorithm to the problem of finding an optimal network for a function, the incumbent might represent the





best network found by using a heuristic method. Or, if no solution is known at all, the incumbent might just be a "dummy" with a sufficiently high objective function value to guarantee that there is some real solution(s) (with a lower value of the objective function) which will displace it. (If one's purpose is to show the infeasibility of the integer programming problem, the objective function value of the initial "dummy" incumbent must be set higher than the objective function values of all potential solutions.)

Upon entering "CHK-IEQ", we examine inequalities and may find that certain free variables must be set (i.e., forced) to 0 or 1 in order that all of the inequalities can be satisfied. The inequalities are scanned repeatedly until no more free variables may be assigned. The original partial solution,  $S^0$ , augmented by the free variables thus assigned, becomes a new partial solution,  $S^1$ . This new partial solution,  $S^1$ , is then checked to determine which of the following three cases has occurred:

(1) A feasible solution has been found. The completion of  $S^1$  obtained by setting all free variables to 0 is a feasible solution. Compare it with the incumbent solution and retain the better (i.e., the one with the lower objective function value) as the incumbent. Initiate the backtrack procedure to obtain a new partial solution,  $S^2$  (see Appendix A for a brief explanation of the backtrack procedure).

(2) All completions of the partial solution are infeasible. If at least one inequality is not satisfied by  $S^1$ , whatever binary values are assigned to the free variables, then discard  $S^1$  immediately by initiating the backtrack procedure to obtain a new partial solution,  $S^2$ .

(3) Augment the partial solution. If neither case (1) nor (2) occurs, assign a free variable to the value 1, forming  $S^2$ . The choice of this

variable is extremely important to the convergence rate of the algorithm and should take into consideration the type of problem being solved.

After obtaining  $S^2$ , reenter the block "CHK-IEQ" and repeat the process.

Cycling through this process until the algorithm terminates (this will occur when we try to backtrack and find all fixed variables underlined) will result in the implicit enumeration of all possible solutions. Also, the optimum solution will be the incumbent at the termination of the algorithm.

Without knowing more details of the algorithm, it might appear difficult (i.e., time-consuming) to choose among the above cases during each cycle. In fact, this can be done rather quickly as explained in [11].

The algorithm will, of course, converge in a finite number of steps, but its efficiency will depend heavily on the nature of the individual problem being solved. Computational experience shows the tailoring of the "AGMT-VAR" block in Fig. 2.1 (the subroutine which augments the partial solution when case (3) occurs) to a particular problem increases the rate of convergence. [11]

### 3. ALL-INTERCONNECTION NOR SYNTHESIS

At least one earlier paper<sup>[18]</sup> presented optimal combinational networks of gates, based on the integer programming approach discussed in [14], [15]. This synthesis was based upon the feed-forward approach. In this approach the NOR gates were prearranged according to levels such that each gate could only receive inputs from the external variables  $x_1, x_2, \dots, x_n$  or from the outputs of gates of the preceding levels (this was done by simply not providing variables to represent any other possible interconnections among the gates). This restriction forces every solution to be of the desired "feed-forward" type.

Later papers<sup>[2], [5]</sup> employ a somewhat different formulation to obtain the same "feed-forward" type networks. This new formulation, the all-inter-connection approach, allows interconnections between every distinct pair of gates (i.e., variables are provided to represent every possible interconnection). Then inequalities are added to prevent loops from occurring in the generated networks. This new formulation, although apparently slower (because more variables and inequalities are involved), actually speeds up the network synthesis considerably.

This paper, using the faster all-interconnection approach, presents computational results in the synthesis of single output, multilevel, loop-free networks of NOR gates which realize given 4-variable switching functions.

In determining the optimal networks presented in this paper, certain assumptions were made: complements of external variables were not available, infinite fan-in and fan-out were allowed, and the number of levels of logic was unrestricted. However, any of these constraints could have been easily applied by simple modifications of the program used to obtain the optimal networks.



### 3.1 Introduction of Notation

In order to explain how the optimization problem can be characterized by a corresponding integer programming problem, certain notations must be introduced. Assume that we are trying to characterize a network of  $R$  gates and  $n$  external variables  $(x_1, \dots, x_n)$  to realize a function,  $f$ , of  $n$  (or in degenerative cases, fewer) variables.

First we need variables to represent all possible connections (of external variables to gates) and interconnections (of gates to other gates):

$w_{ik}$  is the connection from the  $i$ -th external variable,  $x_i$ , to the  $k$ -th gate

$w_{ik} = 1$  will mean that the connection exists

$w_{ik} = 0$  will mean that the connection does not exist

$\alpha_{ik}$  is the interconnection from gate  $i$  to gate  $k$

$\alpha_{ik} = 1$  will mean that the interconnection exists

$\alpha_{ik} = 0$  will mean that the interconnection does not exist

In addition to these variables, others must be introduced to allow the representation of the gate outputs for all  $2^n$  possible external input vectors.

(The input vectors,  $(x_1, x_2, x_3, x_4)$ , (using  $n = 4$  as an example) are assumed to be ordered as follows:  $(0, 0, 0, 0)$  is the 1-st,  $(0, 0, 0, 1)$  is the 2-nd,  $(0, 0, 1, 0)$  is the 3-rd, ...,  $(1, 1, 1, 1)$  is the  $2^4$ -th.)

$P_i^{(j)}$  is the output of gate  $i$  corresponding to the  $j$ -th input vector.

But in order to determine the output of each gate in a network, we must know the inputs to that gate. Inputs to a gate are classified as two types:

external inputs, which are from external variables, and internal inputs, which are from outputs of other gates in the network. So an input to a gate is dependent on two things: whether or not a connection (interconnection) exists from a certain external variable (gate) and, if it does, the state (1 or 0) of that variable (gate output):

$w_{ik} x_i^{(j)}$  is the input to gate  $k$  from the  $i$ -th external variable for the  $j$ -th input vector

$\beta_{ik}^{(j)} = \alpha_{ik} p_i^{(j)}$  is the input to gate  $k$  from the  $i$ -th gate for the  $j$ -th input vector.

To simplify later discussions, let an input connection to a gate be defined as either an external variable connection or a gate interconnection which supplies an input to that gate.

### 3.2 Problem Formulation

In the last section, it was mentioned that we are explaining the problem formulation for  $R$  gates, i.e., the number of gates is fixed for a given formulation. This might raise the question of how the number of gates is minimized in the network for a given function, since we seemingly must know the optimal number of gates in advance in order to choose the correct formulation with which to run the program (to further optimize the network by minimizing the number of input connections). The answer is simple, of course. First try to solve the problem with the  $R = 1$  formulation. If it is infeasible, repeat the attempt using the  $R = 2$  formulation. Continue incrementing  $R$  and solving

the corresponding formulations until a feasible solution occurs for a certain value of  $R$ ; this value must then represent the minimum number of gates necessary to realize the given function.

Of course, if a lower bound,  $r$ , is known on the number of gates needed to realize a given function, we can skip all attempts to realize the function with fewer than  $r$  gates (i.e., start with  $R = r$  rather than  $R = 1$ ). In fact, this is what has been done for the functions whose networks were optimized in this paper. Based on previous research of N. Ikeno, A. Hashimoto, and K. Naito<sup>[12]</sup>, the optimal number of gates for almost every function was known in advance; and, therefore, each function could be run with the correct formulation on the first attempt (thereby saving some computation time).

The following sections will explain explicitly the objective function and inequalities comprising the integer programming problem. It is again pointed out that this formulation is for a network of  $R$  gates and  $n$  external variables under the assumptions stated above in the introduction to Section 3.

### 3.3 Objective Function

Recall that we want to minimize the number of input connections used to realize a given function,  $f$ , for a fixed number of gates,  $R$ . So the objective function to be minimized is simply,

$\Sigma$  CONNECTIONS +  $\Sigma$  INTERCONNECTIONS, or

$$\sum_{k=1}^R \left[ \sum_{i=1}^n w_{ik} + \sum_{\substack{\ell=1 \\ \ell \neq k}}^R \alpha_{\ell k} \right]. \quad (1)$$

### 3.4 Inequalities Describing Gates

This section includes both the basic inequalities needed to describe the gates and supplementary inequalities to speed the computation or to restrict the network.

#### 3.4.1 Regular Inequalities

These inequalities describe the function of a NOR gate for each gate in the network. They are just a mathematical expression of the fact that the output of a NOR gate must be a 1 if all its inputs are 0, or the output must be a 0 if at least one of its inputs is a 1.

These inequalities are written in two sets: the first set is for non-output gates whose outputs change dynamically during the computation, the second set is for the output gate of the network (designated gate number 1) whose output is fixed during the computation.\*

For all gates in the network except the output gate ( $k = 2, \dots, R$ ):

$$\sum_{i=1}^n w_{ik} x_i^{(j)} + \sum_{\substack{\ell=1 \\ \ell \neq k}}^R \beta_{\ell k}^{(j)} \geq 1 - U P_k^{(j)} \quad (2)$$

$$\sum_{i=1}^n w_{ik} x_i^{(j)} + \sum_{\substack{\ell=1 \\ \ell \neq k}}^R \beta_{\ell k}^{(j)} \leq U(1 - P_k^{(j)}) \quad (3)$$

$$j = 1, \dots, 2^n.$$

---

\* The actual implementation used was somewhat different, but it was the same in effect.

And for the output gate ( $k = 1$ ):

$$\sum_{i=1}^n w_{ik} x_i^{(j)} + \sum_{\substack{\ell=1 \\ \ell \neq k}}^R \beta_{\ell k}^{(j)} \geq 1 \quad \text{if } f(\vec{x}^{(j)}) = 0 \quad (4)$$

$$\sum_{i=1}^n w_{ik} x_i^{(j)} + \sum_{\substack{\ell=1 \\ \ell \neq k}}^R \beta_{\ell k}^{(j)} \leq 0 \quad \text{if } f(\vec{x}^{(j)}) = 1 \quad (5)$$

$$j = 1, \dots, 2^n.$$

The value  $U$  in the above inequalities (2) and (3) is a sufficiently large positive number such that (2) becomes non-restrictive when  $P_k^{(j)} = 1$  and (3) becomes non-restrictive when  $P_k^{(j)} = 0$  (i.e.,  $U \geq R + n - 1$ ).

Notice that each of the above gate description inequalities represents  $2^n$  inequalities - one for every possible input vector.

So that the inequalities (2) - (5) could be linear (note that the  $w_{ik} x_i^{(j)}$  terms are linear since  $\vec{x}^{(j)}$  is known for every  $j$ ), the "beta" terms were defined earlier,  $\beta_{ik}^{(j)} = \alpha_{ik} P_i^{(j)}$ , where  $\beta_{ik}^{(j)}$  represents the input to the  $k$ -th gate from the  $i$ -th gate for the  $j$ -th input vector  $\vec{x}^{(j)}$ . At first it may appear that one set of non-linear inequalities have just been replaced by another, but, in fact, for each  $j$  the relation  $\beta_{ik}^{(j)} = \alpha_{ik} P_i^{(j)}$  can be written as two linear inequalities:

$$-1 \leq -P_i^{(j)} - \alpha_{ik}^{(j)} + \beta_{ik}^{(j)} \quad (6)$$

$$0 \leq P_i^{(j)} + \alpha_{ik}^{(j)} - 2\beta_{ik}^{(j)} \quad (7)$$

for  $j = 1, \dots, 2^n$ ;  $i = 1, \dots, R$ ;  $k = 1, \dots, R$ ; and  $i \neq k$ .



### 3.4.2 Additional Inequalities


The preceding inequalities are sufficient to describe a network of R NOR gates with n external variables. These are referred to as regular inequalities. But to improve the convergence rate of the implicit enumeration algorithm, other inequalities, referred to as additional inequalities, are also used.

#### 3.4.2.1 Input Conditions

Each NOR gate (except the output gate) must have at least one input connection from the set of external variables, or at least two input connections from other gates. (If fan-in, fan-out restrictions will be imposed, change the following inequalities to require at least one input connection from the external variables or at least one from other gates.)

Obviously, for a gate to function as a part of a network it must have at least one input connection, but the reason for requiring at least two interconnections from other gates (in the absence of any connections from external variables) may not be so immediately clear.

Suppose there is a gate B (not the output gate) that is fed only from one other gate (A). The general case is shown:



If such a subnetwork existed, we could reduce the number of gates needed for the entire network by eliminating gate B and connecting the set of inputs to A,  $\gamma$ , to every gate formerly fed by B. Hence, no such gate B can exist in an optimal network.

The necessary inequalities are:

$$2 \sum_{i=1}^n w_{ik} + \sum_{\substack{\ell=1 \\ \ell \neq k}}^R \alpha_{\ell k} \geq 2 \quad k = 2, \dots, R \quad (8)$$


#### 3.4.2.2 Output Conditions

Each NOR gate (except the output gate) must have at least one output to another gate in the network. This obvious requirement is expressed as:

$$1 \leq \sum_{\substack{k=1 \\ i \neq k}}^R \alpha_{ik} \quad i = 2, \dots, R \quad (9)$$

#### 3.4.2.3 Triangular Conditions

The following triangular subnetworks cannot appear in an optimal circuit and may therefore be prohibited by inequalities. In both cases gate  $j$  is assumed to have only one output connection.



The redundant input connections are marked by a short bar. That these are in fact redundant can be easily seen by considering separately the case when the output of gate  $i$  (or input  $x_i$ ) is 1 and the case when it is 0. Observe that when a gate output in a network of NOR gates is 0, the gate is effectively disconnected from the network.

The inequalities used to prohibit these configurations are respectively:

$$\alpha_{ij} + \alpha_{ik} + \alpha_{jk} \leq 2 + \sum_{\substack{\ell=1 \\ \ell \neq k \\ \ell \neq j}}^R \alpha_{j\ell} \quad \begin{array}{l} i = 1, \dots, R \\ j = 1, \dots, R \\ k = 1, \dots, R \\ i \neq j, i \neq k, j \neq k; \end{array} \quad (10)$$



$$w_{ij} + w_{ik} + \alpha_{jk} \leq 2 + \sum_{\substack{\ell=1 \\ \ell \neq k \\ \ell \neq j}}^R \alpha_{j\ell} \quad \begin{array}{l} i = 1, \dots, n \\ j = 1, \dots, R \\ k = 1, \dots, R \\ j \neq k. \end{array} \quad (11)$$

#### 3.4.2.4 Generalized Triangular Conditions

Somewhat similar to the preceding redundant triangular subnetworks are configurations in which a gate output connects both to the output gate and to some other gate in the network. By again considering the cases when this gate output is 0 or 1, it is easily seen that every connection of this gate output to a non-output gate is redundant. Therefore, these configurations cannot occur in an optimal network.

The appropriate restrictive inequalities are:

$$U \alpha_{i1} + \sum_{k=2}^R \alpha_{ik} \leq U \quad i = 2, \dots, R \quad (12)$$

where U has the value chosen earlier.

#### 3.4.3 Fan-In Fan-Out Restrictions

Although fan-in, fan-out restrictions were not applied in obtaining the optimal networks found here, the program used has the option of generating the inequalities to impose these restrictions. The form of these inequalities, for the case when 3 is the maximum fan-in, fan-out, is:


$$\text{(fan-in)} \quad 3 \geq \sum_{\substack{k=1 \\ k \neq i}}^R \alpha_{ki} + \sum_{j=1}^n w_{ji} \quad i = 1, \dots, R \quad (13)$$

$$\text{(fan-out)} \quad 3 \geq \sum_{\substack{k=1 \\ i \neq k}}^R \alpha_{ik} \quad i = 2, \dots, R. \quad (14)$$

#### 3.4.4 Loop-Free Conditions

This last set of inequalities is a necessary part of the all-inter-connection formulation. These inequalities insure that any networks obtained are of the feedforward type, i.e., no "feedback" loops will occur.

In this group of inequalities, there is one inequality for each possible "loop" of gates. For example, to prevent the subnetwork



we would use the inequality  $\alpha_{AB} + \alpha_{BC} + \alpha_{CA} \leq 2$ . Inequalities must be provided for loops consisting of from 2 to  $R - 1$  gates. The output gate is

not included in any of these loops since, before the computation begins, all of the variables representing output connections from this gate to others in the network will be placed in the initial partial solution, set to 0, and underlined.

The number of these inequalities grows very rapidly compared to the other types as the number of gates increases.

The set of these inequalities may be expressed, somewhat awkwardly, as:

$$\begin{array}{ll}
 \alpha_{ij} + \alpha_{ji} \leq 1 & i = 2, \dots, R \\
 & j = 2, \dots, R \quad i > j \\
 \alpha_{ij} + \alpha_{jk} + \alpha_{ki} \leq 2 & i = 2, \dots, R \quad j = 2, \dots, R \\
 & k = 2, \dots, R \quad i > j, k \quad j \neq k \\
 \cdot & \cdot & \cdot \\
 \alpha_{i_1 i_2} + \alpha_{i_2 i_3} + \dots + \alpha_{i_{R-1} i_1} \leq R-2 & i_1 = 2, \dots, R; \quad i_2 = 2, \dots, R; \\
 & \dots; \quad i_{R-1} = 2, \dots, R; \\
 & i_1 > i_2, i_3, \dots, i_{R-1}; \\
 & \text{all } i_k \text{'s distinct.}
 \end{array} \quad (15)$$

The total number of the loop-preventing inequalities is:

$$\sum_{i=2}^{R-1} \frac{(R-1)(R-2) \dots (R-i)}{i}$$

#### 4. AUGMENTATION OF PARTIAL SOLUTION

As shown in the simplified flow chart of the implicit enumeration algorithm, there are cases (in the CHK-IEQ block) when it is unknown whether or not there exist completions of the current partial solution with costs less than or equal to the cost of the incumbent. Having fixed, in an earlier part of CHK-IEQ, all of the free variables forced to certain values by the inequalities, the only direction in which to proceed is to choose some free  $x_j$  and set it to 0 or 1. Hopefully, this will cause enough variables to be set by the inequalities on the next iteration (each iteration corresponds to a pass through the "Iteration Counter" block in Fig. 2.1) to enable a determination of whether or not a better feasible solution than the incumbent exists as a completion of the current partial solution. If still more information is required, another variable is selected to be set to 0 or 1, and so forth.

The choice of the variables to be set in these cases is very important; consistently good choices improve computation time considerably. This choice takes place in the AGMT-VAR block of Fig. 2.1, which is detailed in Fig. 4.1.




Fig. 4.1 AGMT-VAR detailed

#### 4.1 Covers

Consider the output  $P_k^{(j)}$  of gate  $k$  for the input vector  $\vec{x}^{(j)}$ . This variable is either 0, 1, or unassigned. If  $P_k^{(j)}$  is unassigned, it makes no demands on the assignments of other variables; and, without considering other factors, there is no justification for making an assignment one way or the other (0 or 1). If  $P_k^{(j)} = 1$ , the inequalities (3) in Section 3.4.1 have already forced all of the influenced variables ( $w_{ik}$ 's and  $\beta_{lk}^{(j)}$ 's to 0. For the third case,  $P_k^{(j)} = 0$ , the inequalities (2) in Section 3.4.1 become restrictive and require at least one of the inputs to gate  $k$  to be a 1 for  $\vec{x}^{(j)}$ . If this condition is satisfied for the particular  $P_k^{(j)} = 0$ , then it is said to be covered, otherwise it is uncovered (remember that this discussion only applies to  $P_k^{(j)}$ 's with the assigned value 0). Thus, a cover of  $P_k^{(j)}$  ( $= 0$ ) is any source (either a gate or an external input variable) providing an input with the value 1 to gate  $k$  for  $\vec{x}^{(j)}$ .

Before proceeding further, certain definitions are necessary:

An isolated gate is a gate  $i$  for which no  $\alpha_{ij}$  ( $j = 1, \dots, R; j \neq i$ ) is 1 in the corresponding partial solution.

The classifications of possible covers of an output  $P_k^{(j)} = 0$  are:

COV - if there exists an  $i$  or an  $l$  such that  $w_{ik} x_i^{(j)} = 1$  or  $\beta_{lk}^{(j)} = 1$  (i.e.,  $P_k^{(j)}$  is COVERed);

G<sup>\*</sup> - if there exists a gate  $l$  such that  $\alpha_{lk} = 1$  and  $P_l^{(j)} = *$  ("\*" will denote "unassigned") ( $G^*$  represents the type of the possible cover, gate  $l$ );

VC<sup>\*</sup> - if there exists an external variable  $i$  such that  $x_i^{(j)} = 1$  and  $w_{ik} = *$  ( $VC^*$  represents the type of the possible cover, variable  $i$ );

$\underline{GC}^*$  - if there exists a non-isolated gate  $l$  such that  $\alpha_{lk} = *$  and  $P_l^{(j)} = 1$  ( $\underline{GC}^*$  represents the type of the possible cover, gate  $l$ );  
 $\underline{G^*C^*}$  - if there exists a non-isolated gate  $l$  such that  $\alpha_{lk} = *$  and  $P_l^{(j)} = *$  ( $\underline{G^*C^*}$  represents the type of the possible cover, gate  $l$ );  
 $\underline{NWG}$  - if there exists an isolated gate  $l$  such that  $\alpha_{lk} = *$  and  $P_l^{(j)} = *$  ( $\underline{NWG}$  represents the type of the possible cover, NeW Gate  $l$ ).

The above classifications are then ordered (in a list termed a desirability order) according to decreasing desirability:

COV,  $G^*$ ,  $VC^*$ ,  $\underline{GC}^*$ ,  $\underline{G^*C^*}$ , and  $\underline{NWG}$ .

(Roughly, the more desirable a cover is, the less "disturbance" is caused to the network when the appropriate free variables are fixed in order to cover the  $P_k^{(j)}$ .)

## 4.2 Variable Augmentation Scheme

Using the above desirability order, output types, gate types, and network types may be defined.

For each output  $P_k^{(j)} = 0$  of each non-isolated gate, the type of  $P_k^{(j)}$ , called the output type, is defined as the most desirable type of possible cover among those possible covers of  $P_k^{(j)}$ . (The output type of  $P_k^{(j)}$  is COV if it is already covered.)

Generally, the gate type is the same as the least desirable output type of the gate. However, if the gate is isolated, the gate type is ISL (ISoLated); or if the gate is non-isolated, has no input connections, and



all of the outputs are 0 or \*, the gate type is LTG (LaTently useful Gate).

The desirability order of the gate types is defined as:

$$\text{ISL, COV, LTG, } G^*, VC^*, GC^*, G^*C^*, \text{NWG}$$

(from most to least desirable). Finally, the network type is defined as the least desirable gate type. A network whose type is COV realizes the given function (since all outputs are then covered).

Using these definitions, the variable to be specified is determined as follows:

- (1) Locate the gate,  $k$ , which defines the network type.
- (2) Identify the  $P_k^{(j)}$  which defines that gate type.
- (3) Determine the free variable associated with the possible cover that defines the output type of that  $P_k^{(j)}$ .

Of course, it is possible that ties may occur in any of these three steps. If a tie occurs in step (1), the gate with the smallest number is chosen (the gates are numbered 1 to  $R$ , with the output gate being number 1). If a tie occurs in step (2) and the gate type is  $G^*$ ,  $GC^*$ ,  $G^*C^*$ , or NWG, then select the  $P_k^{(j)}$  (of those tied) with the smallest  $j$ ; otherwise, (the type is  $VC^*$ ) skip step (2). The free variable assignment is made according to the variable selected in step (3), as shown in table form in Fig. 4.2. Rules for breaking ties are included.

In general, the selected free variable is set to 1 and included in the partial solution without being underlined; but when this free variable

is associated with a type NWG cover, the assignment is underlined (for the reason of preventing equivalent permuted solutions).

#### 4.3 Cost Estimation

After selecting and fixing the free variable in AGMT-VAR, an estimate is prepared of the lower bound of the objective function for a completion of the current partial solution (i.e., assuming the least possible cost of completing the current partial solution, the cost of the resulting network is calculated). If this cost exceeds the cost of the current incumbent, it is quite obvious that pursuing the extension of this partial solution would be fruitless. So, in that case, the program immediately backtracks. If the estimated cost bound does not exceed the incumbent cost, the computation proceeds as before; the program again enters CHK-IEQ.



Fig. 4.2 Selection of a free variable to be fixed

type	selected variable	action
COV	none	All inputs are covered; the current solution is a feasible solution.
$G^*$	$\beta_{ik}^{(j)}$	Choose $\beta_{ik}^{(j)}$ that is $*$ with smallest $i$ such that the $P_k^{(j)}$ (of type $G^*$ ) with the smallest $j$ is covered.
$VC^*$	$w_{ik}$	Choose $w_{ik}$ that is $*$ with smallest $i$ such that the largest number of uncovered outputs is covered.
$GC^*$	$\beta_{ik}^{(j)}$	Choose $\beta_{ik}^{(j)}$ that is $*$ with smallest $i$ such that the $P_k^{(j)}$ (of type $GC^*$ ) with the smallest $j$ is covered.
$G^*C^*$	$\beta_{ik}^{(j)}$	Choose $\beta_{ik}^{(j)}$ that is $*$ with smallest $i$ such that the $P_k^{(j)}$ (of type $G^*C^*$ ) with the smallest $j$ is covered.
NWG	$\beta_{ik}^{(j)}$	Choose $\beta_{ik}^{(j)}$ that is $*$ with smallest $i$ such that the $P_k^{(j)}$ (of type NWG) with the smallest $j$ is covered (gate $i$ will be isolated).

## 5. RESULTS

Let a unique 16 bit binary number be defined for each 4-variable function,  $f$ , such that, going from left to right, the bits of the binary number represent the functional values:  $f(0, 0, 0, 0)$ ,  $f(0, 0, 0, 1)$ ,  $f(0, 0, 1, 0)$ , ...,  $f(1, 1, 1, 1)$ . The representative functions of the 3,984 P-equivalence classes of 4-variable functions were chosen such that the binary number corresponding to the representative function is less than the binary numbers corresponding to all of the other functions in the class. From these representative functions, 438 were selected\* and their respective optimal NOR-gate network realizations were obtained. The optimal networks are listed in Appendix E along with various statistics for each network.

The selected functions are listed in order of their binary numbers which are also rewritten in hexadecimal form for easier reference. Column two of the table shows the minimal number of NOR-gates required to realize each function. These numbers were previously known<sup>[12]</sup> in all cases except for the two functions which required 8 gates. The fourth column, labeled "cost", is the number of input connections for the optimal networks.

For some functions, two or more distinct optimal networks were obtained. In these cases, only the last network to be generated is listed in the table. Column five, labeled "num. of intercon" shows the number of interconnections for each optimal circuit listed (the number of connections in a given case is easily found by subtracting the entry in this column from the cost).

Where multiple optimal networks are generated, the number of connections, interconnections, or levels of gates may vary (of course, the sum of the number

---

\* The method of selection will appear later in this section.

of connections plus the number of interconnections does not vary). The sixth and seventh columns of the table indicate, respectively, the greatest number of levels and the least number of levels found among all optimal networks generated for a given function. Similarly, the eighth and ninth columns show the largest and smallest numbers of interconnections among the optimal networks generated (from this, the largest and smallest numbers of connections are easily deduced).

The next four columns define the pattern of external variable connections for the optimal network listed. The four binary numbers (one in each column) represent the input connections from  $x_1$ ,  $x_2$ ,  $x_3$ , and  $x_4$ , respectively. Within each binary number, i, a 1 in the j-th bit position (counting from left to right) indicates a connection of the external variable,  $x_i$ , to the j-th gate of the network (a 0 indicates the absence of such a connection).


The final column specifies the interconnection of the gates. For each function, the entry consists of several groups of consecutive numbers separated by blanks. If we suppose  $\gamma_1 \gamma_2 \dots \gamma_m$  is one such group, this is to be interpreted as gate  $\gamma_1$  feeds gates  $\gamma_2, \gamma_3, \dots, \gamma_m$ .

For example, consider the function whose binary representation (defined at the beginning of this section) is 1000100010100111. First, convert this number to hexadecimal form<sup>\*</sup>; we get 88A7. Locating the corresponding row in the table, the entries "00010100", "00101000", "01010000", and "01110000" indicate, respectively:  $x_1$  feeds gates 4 and 6;  $x_2$  feeds gates 3 and 5;  $x_3$  feeds gates 2 and 4; and  $x_4$  feeds gates 2, 3, and 4. The gate interconnection pattern is specified by the entries "21 325 426 51 61". This means:

---

\* The hexadecimal (base 16) digits A, B, C, D, E, F correspond, respectively, to the base 10 values 10, 11, 12, 13, 14, 15.

gate 2 feeds gate 1; gate 3 feeds gates 2 and 5; gate 4 feeds gates 2 and 6; gate 5 feeds gate 1; and gate 6 feeds gate 1. Then the optimal network is, as constructed from the table listings:



It is interesting to notice that the majority of the optimal networks found for the functions in Appendix E have the same cost as the networks listed by Ikeno et al [12] for these functions.\* So, although Ikeno had sought to minimize only the number of gates required to realize each function, in many cases he had also unknowingly found the networks with the minimal number of interconnections plus connections (for that minimal number of gates). The important difference between this work and Ikeno's is that, in this work, the networks are known to be optimal in terms of having the minimal number of connections plus interconnections for the minimal number of gates, while in Ikeno's case only the number of gates is known to be optimal for each function.

---

\* Actually, [12] lists only NAND gate networks; but to find the optimal NOR gate network for a given function using this listing, one need only determine the optimal NAND gate network for its dual.

Table E-2 condenses some of the results shown in Table E-1. The number of functions for which optimal networks were obtained is shown for each number of gates. All functions which required 3, 4, or 5 gates were exhausted (this fact is known since no other functions were listed by Ikeno as requiring 3, 4, or 5 gates).

The group of 83 functions chosen from the 707 functions of exactly 4 variables requiring (optimally) 6 gates was a fairly biased sample. Of these 83, 32 were chosen because their corresponding P-equivalence classes each had exactly 6 members; the rest were chosen at random.

The 46 7-gate functions were chosen to obtain a good sampling of groups of functions with different numbers of true vectors (i.e., group  $i$  consists of all functions of  $i$  true vectors,  $i = 0, 1, 2, \dots, 16$ ), as will be shown later in Table C-1 in Appendix C.

Since 8-gate functions require considerable amounts of computation time to determine optimal networks, only two 8-gate functions were selected. And these two were among the 8-gate functions suspected of requiring the least computation times (this will be discussed more later).

For each number of gates,  $R$ , the average cost of the optimal networks obtained is shown along with the largest and smallest costs encountered. Also, for each  $R$ , the most and least numbers of interconnections and levels are shown. Averages of the columns "most levels", "least levels", "most inter", and "least inter" of Table E-1 for each value of  $R$ , complete Table E-2.

### 5.1 Computation Time Versus Number of Gates

Table 5.1.1 presents the computation times actually required to obtain the optimal networks listed in Appendix E; the times are given as a function of the number of gates. In studying this table, it must be remembered that



the results for 6, 7, and (especially) 8 gates are only partial; only a fraction of the number of functions in these groups were used in obtaining optimal networks.

Table 5.1.1 Computation time vs. number of gates

number of gates	<u>computation time (in sec.)/fn.</u>				<u>number of iterations/fn.</u>		
	least	most	average	total	least	most	average
3	.17	.32	.26	3.44	2	8	3.8
4	.40	.97	.55	33.23	5	23	10
5	.75	4.86	1.35	317.0	9	152	26
6	1.93	32.55	6.36	527.6	33	798	129
7	16.11	435.2	92.25	4244.	336	7666	1700
8	994.7	1514.	1254.	2509.	13455	18948	16202

The results in Table 5.1.1 concerning computation time are graphed in Appendix B. Apparently, the logarithm of the logarithm of the computation time is a linear function of the number of gates (disregarding the 8-gate results as too incomplete to be significant).

## 5.2 Computation Time Versus Number of True Vectors

Interestingly, within a group of functions requiring the same number of gates, there was found to be a strong correlation between the number of true vectors of a function (i.e., the number of 1's in the binary representation of a function) and the computation time required to exhaust all optimal networks for that function. As the number of true vectors increases, the computation time decreases. Table C-1 in Appendix C presents this correlation in table form.

Perhaps the reason for this correlation is as follows: For every true vector of the output gate, all of the inputs to that gate corresponding to the true vector must be zero; but for every false vector of the output gate, only one of its inputs must be one and the others may be either zero or one, thus the inputs to that gate may assume any of many different combinations of zeros and ones. Therefore, in a rough sense, the more true vectors a function has, the fewer the possibilities which must be tried in synthesizing a network for that function.

As the number of gates increases, the differences in the computation time for different numbers of true vectors become more and more pronounced. The results shown in Table C-1 are given again, this time in the form of a graph, in Fig. C-1.

Notice that this correlation is just a general tendency; any given function may not hold to this pattern. For example, in the 6-gate case we see the computation time rising as the number of true vectors decreases (i.e., as the number of false vectors increases), but the tendency seems to reverse itself as the number of true vectors drops below four. In particular, there is only one function with two true vectors; and, instead of requiring the



longest time, its computation time is even less than the average time for a 6-gate function. So any predictions based on this tendency should only be applied to fairly large samples of functions. Again, remember that the results for 6 or more gates are based on only partial samples.

The two functions which required 8 gates were specifically chosen for their large numbers of true vectors (13 apiece); it was anticipated that only such 8-gate functions would be within computational range. Indeed, this suspicion was supported by the fact that these two functions were among those functions requiring the least amount of time out of a group of 8-gate functions run with a program using a "branch and bound" algorithm.\* This is a program specifically tailored to the task of designing NOR networks (and hence, is considerably faster than the implicit enumeration program used for this report), which had proven itself in earlier trials to be a fairly good indicator of the relative difficulty of solving a given function by the implicit enumeration program.

Another interesting observation that we may make at this point is that the "easiest" (requiring the least amounts of computation time) functions of  $R$  gates required approximately the same amount of time as the "hardest" (greatest computation times) functions of  $R-1$  gates. The suspected cause is as follows. First, it should be pointed out that no external variables can be connected to the output (NOR) gate of a network realizing a function of 9 or more true vectors (any such connection would force 8 input vectors to be false vectors for this gate). So the program must attempt to connect


---

\* Program developed by T. Nakagawa and H.C. Lai<sup>[17]</sup> improving on a previous work by Davidson in [6].

other gates to the output gate. One of the cases it considers is the case when only one gate (call it gate number 2) connects to the output gate. What is the output of gate 2? It is just the complement of the original function, and the complement of a function of very many true vectors is a function of very few true vectors (and there are now  $R-1$  gates to realize this second function). So a function of  $R$  gates which has a large number of true vectors is somewhat like a function of  $R-1$  gates which has a small number of true vectors. Of course the argument given here is quite crude and ignores many important factors, but it is only intended to point out a likely cause behind the observation.

### 5.3 Comparison with Three Variable Case

Earlier, C.R. Baugh et al had found optimal networks for 3-variable functions using an all-interconnection NOR formulation.\* Since the implicit enumeration program he used was somewhat different from the one used here, the results cannot be considered directly comparable. He assumed unlimited fan-in and fan-out (except for the 8-gate problem, where fan-in, fan-out = 3) and also assumed the three gate subnetwork (gate 1 is the output gate of the network to be synthesized):




---

\*

The algorithm used is described briefly in [2] and also the results for the 3-variable parity function (requiring 8 gates) are contained. The results for the other 6- and 7-gate, 3-variable functions discussed in this section are as yet unpublished.

The present program is somewhat improved (various programming gimmicks were added, as well as a subroutine to automatically generate the necessary inequalities) over Baugh's original version, but it does not assume the existence of any such subnetwork.

The average computation times for 3-variable functions are compared with those for 4-variable functions for 6, 7, and 8-gate cases (dotted lines in graph of Appendix B). The average computation times for 3-variable functions of 6 and 7 gates are approximately equal to the lowest computation times for 6- and 7-gate, 4-variable functions (which were investigated for this work), respectively. The computation time for the 3-variable function of 8 gates was far below even the lowest time for a 4-variable function requiring 8 gates.

The ratios between the average computation times for the 3-variable and the 4-variable functions (for the case of 6, 7, and 8 gates) are:

<u>number of gates</u>	<u>ratio (3-var : 4-var)</u>
6	1 : 2.4
7	1 : 5.5
8	1 : 11.4

## 6. CONCLUSION

This report, combined with earlier reports along similar lines<sup>[5],[18]</sup>, demonstrates the great flexibility of the integer programming approach in the design of optimal networks using different types of gates and network restrictions.

The computations were performed by an IBM 360/75 I system using both the G level and H level Fortran IV compilers (for different subroutines). The program used to solve functions of 7 or fewer gates required 232K bytes of core, while the 8 gate program required about 450K bytes; although the necessary memory space could be reduced by a more ingenious packing of data, computation time would probably increase due to a longer time needed to access this data. Totally, 438 P-equivalence class representatives (representing 6303 functions) were solved in about 7630 seconds.

The results proved that many of Ikeno's<sup>[12]</sup> networks were optimal both in the number of gates (first) and (secondly) in the total number of connections plus interconnections. For the 13 functions requiring 3 gates, no networks were found better than Ikeno's in terms of our optimality criteria; for the 60 functions requiring 4 gates, 4 networks were improved over Ikeno's. Results were not compared for the cases of more than 5 gates.

It was found that the log of the log of the average computation time apparently varies linearly with the number of gates in the formulation. More importantly, it was discovered that if a group of functions requiring  $R$  gates is considered, then the functions with few true vectors tend to take more computation time to determine optimal networks than the functions with many true vectors. Also, the magnitude of this variation seems to increase with  $R$ .

## Appendix A    Backtrack Procedure

The backtrack procedure works, briefly, as follows: A partial solution  $S$  is an ordered set of binary assignments to certain variables. An assignment to a variable  $x_j$  is said to be underlined if we have already investigated all of the partial solutions,  $S'$ 's, which have assignments identical to  $S$  of the variables preceding  $x_j$ , have  $x_j$  assigned to the complement (of that value assigned in  $S$ ), and have arbitrary assignments following. An assignment is not underlined if we have not investigated all such  $S'$ .


In the implicit enumeration algorithm we often reach a point where the current partial solution is known to have no feasible completions or a point where it is clear that all possible completions of this partial solution would exceed the cost of the incumbent. We then backtrack to obtain a new partial solution by locating the rightmost non-underlined element of the partial solution (if none exists, the algorithm terminates), setting this element to its complement and underlining, and deleting all elements to its right. This backtrack procedure is also used to obtain the next partial solution after a feasible solution has been found.



## Appendix B    Number of Gates vs. Computation Time

The graphs in Fig. B-1 and Fig. B-2 show the computation times required to synthesize optimal networks of different numbers of gates. The three solid lines in Fig. B-1 show, for each number of gates: the most, average, and least computation times required to synthesize networks for 4-variable functions needing that number of gates. The dashed line shows the average computation time for some 3-variable functions of 6, 7, and 8 gates.

Fig. B-2, the inset to Fig. B-1, plots the log of the log of the average computation time (in centiseconds) of the 4-variable functions, against the number of gates required to realize those functions.





Appendix C    Number of True Vectors vs. Computation Time

The first part of this section of the appendix is a table displaying the average computation time,  $t_{ij}$ , for each group of functions (for which optimal networks were obtained),  $F_{ij}$ , having  $i$  true vectors and requiring  $j$  gates ( $i = 1, \dots, 15$ ;  $j = 3, \dots, 8$ ). The number of elements in each group  $F_{ij}$  is also shown.


The last part is a graph of the information contained in this table. Notice the slope of the lines from left to right.

Table C-1 Number of true vectors vs. computation time

NUMBER OF TRUE VECTORS	3			4			5			6			7			8		
	GATES			GATES			GATES			GATES			GATES			GATES		
	NO. OF FN.	AVERAGE TIME PER FN.		NO. OF FN.	AVERAGE TIME PER FN.		NO. OF FN.	AVERAGE TIME PER FN.		NO. OF FN.	AVERAGE TIME PER FN.		NO. OF FN.	AVERAGE TIME PER FN.		NO. OF FN.	AVERAGE TIME PER FN.	
1	1	.30		1	.54		1	.89										
2				1	.45		3	2.53		1	4.08		2	376.41				
3	2	.26		4	.63		7	1.53		2	11.63		2	304.53				
4				4	.47		14	1.93		3	15.78		4	197.74				
5	2	.31		7	.61		15	1.45		8	12.35		4	104.54				
6				2	.61		20	1.49		11	8.07		4	91.70				
7	2	.24		6	.56		27	1.37		5	4.68		4	78.95				
8				5	.56		24	1.35		6	6.13		4	63.83				
9	2	.26		7	.56		33	1.30		18	4.95		4	39.00				
10				5	.52		27	1.28		13	4.44		4	32.80				
11	1	.30		7	.55		30	1.16		2	3.77		4	43.01				
12				5	.55		18	1.18		9	3.82		4	27.12				
13	2	.25		4	.51		10	1.12		2	4.44		4	31.39		2	1254.4	
14				1	.59		4	1.08		2	2.72		2	20.71				
15	1	.25		1	.47		1	.94		1	2.20							






Times are in seconds on the IBM 360/75 I

Fig. C-1 Number of true vectors vs. average computation time



#### Appendix D   Networks of Two or Fewer NOR Gates

This appendix lists all functions of exactly 4 variables which require fewer than 3 NOR gates. Degenerate functions of 4 variables (i.e., functions which actually depend on only 0, 1, 2, or 3 variables) are not included.



## Appendix E    Optimal Networks

This appendix consists of two tables. The first of these, Table E-1, lists the configurations for all of the optimal networks found in this work. Earlier in the text, it is described how to use this table.

The second table, Table E-2, summarizes some of the information given in Table E-1. The use of this table is also described earlier in the text.

The number of optimal networks for each function was not given due to the difficulty in determining which generated optimal networks are equivalent (i.e., the program may generate the same network twice or more, with a different permutation of gate labels each time).

Table E-1 Optimal Networks  
for certain 4-variable  
functions



FUNCTIONS FOR WHICH OPTIMUM NETWORKS WERE OBTAINED

HEXI GATES	BINARY	COST	NUM. OF INTERCON	MOST LEVELS	LEAST INTER	MOST INTER	LEAST INTER	X1 TO	X2 TO	X3 TO	X4 TO	GATE INTERCONNECTIONS
0001	5	000000000000001	9	4	2	2	4	00001000	00010000	00100000	01000000	21 31 41 51
0002	4	000000000000010	7	3	2	2	3	00010000	00100000	01000000	10000000	21 31 41
0007	4	000000000000011	7	3	2	2	3	00010000	00100000	01000000	10000000	21 31 41
0008	3	000000000000100	6	2	2	2	2	00100000	00100000	10000000	10000000	21 31
0009	6	000000000000101	12	6	3	3	6	00000100	00001000	00100000	01100000	21 32 41 51 61
000A	5	000000000000101	8	4	3	3	4	00001000	00010000	00100000	01100000	21 32 41 51
000E	6	000000000000110	9	5	3	3	5	00001000	00010000	00100000	01100000	21 32 41 51 61
0017	5	000000000000111	11	4	2	2	4	00010000	00100000	01000000	01100000	21 31 41 51
001A	7	0000000000001000	13	6	4	4	6	00001000	00010000	00100000	01010000	21 32 42 51 64 71
001A	5	0000000000001101	9	4	3	3	4	00010000	00100000	01000000	01100000	21 31 41 51
001F	4	0000000000001111	8	3	2	2	3	00100000	00100000	01000000	01100000	21 32 41 51
002A	3	0000000000001010	6	2	2	2	2	00100000	00100000	01000000	01100000	21 31 41
002F	5	0000000000001111	8	4	4	4	4	00100000	00100000	01000000	01100000	21 31 41
007F	3	0000000000001111	6	2	2	2	2	00100000	00100000	01000000	01100000	21 31 41
0082	5	0000000000000010	11	5	3	3	5	00001000	00100000	01100000	10000000	21 32 41 51
008A	5	0000000000000011	11	5	3	3	5	00001000	00100000	01100000	10000000	21 32 41 51
0087	5	0000000000000011	12	5	3	3	5	00001000	00100000	01100000	10000000	21 32 41 51
009A	4	0000000000000100	7	3	3	3	3	00010000	00100000	01100000	10000000	21 32 41
009A	5	0000000000000101	10	5	3	3	5	00010000	00100000	01100000	10000000	21 32 41 51
008F	4	0000000000000111	7	3	3	3	3	00010000	00100000	01100000	10000000	21 32 41
009A	5	0000000000000111	11	5	3	3	5	00010000	00100000	01100000	10000000	21 32 41 51
009F	5	0000000000000111	12	5	3	3	5	00010000	00100000	01100000	10000000	21 32 41 51
00A9	5	0000000000000100	8	4	3	3	4	00001000	00100000	01100000	10000000	21 32 41 51
00A9	5	0000000000000101	9	5	3	3	5	00001000	00100000	01100000	10000000	21 32 41 51
00AF	4	0000000000000111	7	3	3	3	3	00001000	00100000	01100000	10000000	21 32 41
00FA	5	0000000000000101	8	4	3	3	4	00001000	00100000	01100000	10000000	21 32 41 51
00FA	5	0000000000000111	13	7	3	3	7	00001000	00010000	00100000	01100000	21 32 42 51
00FF	5	0000000000000111	13	7	3	3	7	00001000	00010000	00100000	01100000	21 32 42 51
00FF	6	0000000000000111	15	5	3	3	5	00001000	00010000	00100000	01100000	21 32 42 51 61
011F	6	0000000000000111	15	5	3	3	5	00001000	00010000	00100000	01100000	21 32 42 51 61
012A	6	0000000000000101	13	6	4	3	6	00001000	00010000	00100000	01100000	21 32 42 51 61
013F	5	0000000000000111	12	4	2	2	4	00110000	00100000	01000000	01100000	21 31 41 51
016F	7	0000000000000111	15	8	4	4	8	00001000	00100000	00100000	01100000	21 32 42 51 65 71
017F	5	0000000000000111	13	4	2	2	4	00010000	00100000	01100000	01100000	21 31 41 51
0180	7	0000000000000000	14	7	4	4	7	00010000	00001000	00100000	01010000	21 32 42 51 64 71
0183	5	0000000000000011	12	5	3	3	5	00010000	00100000	01100000	01100000	21 32 42 51 61
018A	7	0000000000000010	13	6	4	4	6	00010000	00100000	01100000	01100000	21 32 42 51 64 71
0189	6	0000000000000001	13	7	4	4	7	00001000	00010000	00100000	01100000	21 32 42 51 61 63
0189	5	0000000000000001	11	5	3	3	5	00001000	00010000	00100000	01100000	21 32 42 51
018F	5	0000000000000011	11	4	3	3	4	00010000	00010000	00100000	01100000	21 32 42 51
01A9	5	0000000000000011	10	5	3	3	5	00001000	00010000	00100000	01100000	21 32 42 51
01AF	5	0000000000000011	10	5	3	3	5	00001000	00010000	00100000	01100000	21 32 42 51
01FF	4	0000000000000011	9	3	2	2	3	00110000	00010000	00100000	01100000	21 32 41 51
022A	4	0000000000000010	10	3	2	2	3	00110000	00010000	00100000	01100000	21 31 41
0255	6	0000000000000010	12	6	4	4	6	00110000	00010000	00100000	01100000	21 32 41 51
0257	5	0000000000000011	10	4	3	3	4	00010000	00100000	01100000	01100000	21 32 41 53 63
025F	5	0000000000000011	9	4	3	3	4	00010000	00100000	01100000	01100000	21 31 41 54
0282	5	0000000000000010	11	5	4	4	5	00001000	00010000	00100000	01010000	21 31 43 54
028A	6	0000000000000010	11	5	4	4	5	00001000	00010000	00100000	01010000	21 32 41 53
028A	4	0000000000000010	8	3	3	3	3	00010000	00010000	00100000	01100000	21 32 42 51 64

FUNCTIONS FOR WHICH OPTIMUM NETWORKS WERE OBTAINED

HEAL GATES	BINARY	COST	NUM. OF MOST INTERCON LEVELS	LEAST INTER	MOST INTER	X1	T0	X2	T0	X3	T0	X4	T0	GATE INTERCONNECTIONS
024E	5	00000110001111	10	5	5	00010000	01000000	01000000	00100000	00100000	01000000	00100000	01000000	21 325 41 54
02AA	3	00000101010100	7	2	2	01100000	00100000	01000000	01000000	01000000	01000000	10000000	01000000	21 31
02C4	7	000001010000100	14	7	7	00011000	00000100	00101000	00010010	00101000	00010010	00101000	00101000	21 32 42 51 647 73
02FE	5	00000101000111	9	5	5	00010000	01000000	00100000	00100000	00100000	00100000	00100000	00100000	21 325 41 54
02FE	5	00000101011111	8	4	4	00010000	00001000	00100000	00100000	00100000	00100000	00100000	00100000	21 32 43 53
0357	5	00000101010101	12	4	4	00011000	00101000	00100000	00100000	00100000	00100000	00100000	00100000	21 31 41 51
035E	4	00000101010111	9	3	3	00110000	01010000	00100000	00100000	00100000	00100000	00100000	00100000	21 31 41
037E	4	00000101011111	10	3	3	00110000	00100000	01100000	01000000	01000000	01000000	01000000	01000000	21 31 41
03A3	5	00000110000001	11	5	5	00001000	00110000	01100000	00100000	00100000	00100000	00100000	00100000	21 324 41 53
0387	5	00000110000011	13	5	5	00001000	00110000	01100000	00100000	00100000	00100000	00100000	00100000	21 324 41 51
03BA	5	00000110001011	10	5	5	00001000	00010000	01100000	00100000	00100000	00100000	00100000	00100000	21 324 41 53
03AE	4	00000110001111	8	3	3	00010000	01000000	00110000	00100000	00100000	00100000	00100000	00100000	21 32 41
03AE	5	00000110010101	9	5	5	00001000	01000000	00100000	00100000	00100000	00100000	00100000	00100000	21 324 41 53
03AE	5	00000110010111	11	4	4	00011000	01000000	00010000	00100000	00100000	00100000	00100000	00100000	21 32 41 53
0367	5	00000110000011	12	5	5	00001000	00110000	00100000	00100000	00100000	00100000	00100000	00100000	21 324 41 51
03DE	5	00000110011111	11	4	4	00011000	01000000	00100000	00100000	00100000	00100000	00100000	00100000	21 32 41 51
03ED	6	00000110011101	13	8	8	00001100	00010000	00100000	00100000	00100000	00100000	00100000	00100000	21 325 425 526 61
0666	6	00000100100101	11	5	5	00001000	00000100	00011000	00101000	00101000	00101000	00101000	00101000	21 32 42 51 61
068E	7	00000101000001	18	10	10	00010100	00001000	00011000	00100000	00100000	00100000	00100000	00100000	21 32457 426 51 61 76
06AA	6	00000110010101	13	7	7	00010100	00001000	00011000	00100000	00100000	00100000	00100000	00100000	21 325 423 51 61
0777	3	00000110010101	6	2	2	00100000	01000000	01000000	01000000	01000000	01000000	01000000	01000000	21 31
077E	4	00000110010111	11	3	3	00110000	01010000	01100000	01100000	01100000	01100000	01100000	01100000	21 31 41
07A7	5	00000110000011	12	5	5	00001000	01000000	01100000	01100000	01100000	01100000	01100000	01100000	21 324 41 53
07AE	4	00000110000111	9	3	3	00010000	01000000	00110000	00110000	00110000	00110000	00110000	00110000	21 32 41
07AF	5	00000110010101	11	5	5	00001000	01000000	00110000	00100000	00100000	00100000	00100000	00100000	21 324 41 53
07AF	5	00000110010111	10	4	4	00001000	01000000	00010000	00100000	00100000	00100000	00100000	00100000	21 324 41 53
07R7	5	00000110010101	13	5	5	00001000	00110000	00100000	00100000	00100000	00100000	00100000	00100000	21 325 41 51
07BF	5	00000110010111	12	4	4	00011000	01001000	00100000	00100000	00100000	00100000	00100000	00100000	21 32 41 51
07EF	4	00000110010101	8	3	3	00010000	00110000	01000000	01000000	01000000	01000000	01000000	01000000	21 32 41
07FE	3	00000110010111	7	2	2	01100000	00100000	01000000	01000000	01000000	01000000	01000000	01000000	21 31
088C	5	00000001000000	10	4	4	00011000	00100000	01000000	01000000	01000000	01000000	01000000	01000000	21 32 42 51
08A7	6	00000001000011	18	8	8	00010100	00100000	01100000	01100000	01100000	01100000	01100000	01100000	21 3245 426 51 61
08AA	5	00000000000101	11	5	5	00010000	01100000	00100000	00100000	00100000	00100000	00100000	00100000	21 325 41 54
08AF	5	00000000000011	11	5	5	00010000	01000000	00100000	00100000	00100000	00100000	00100000	00100000	21 324 41 51
08AQ	5	00000000010000	10	4	4	00011000	00100000	00100000	00100000	00100000	00100000	00100000	00100000	21 32 42 51
08A1	7	00000000010001	20	11	11	00010010	00100100	00011000	00011000	00110000	00110000	00110000	00110000	21 32456 4257 51 61 71
08A2	5	00000000010010	12	6	6	00011000	00100000	00100000	00100000	00100000	00100000	00100000	00100000	21 324 425 51
08A8	5	00000000010100	9	4	4	00010000	00010000	00100000	00100000	00100000	00100000	00100000	00100000	21 32 42 51
08A9	7	00000000010100	19	11	11	00000010	00010100	00101000	00101000	00110000	00110000	00110000	00110000	21 3257 42356 51 61 71
08AA	4	00000000010101	7	3	3	01000000	00010000	00100000	00100000	00100000	00100000	00100000	00100000	21 32 43
08AF	5	00000000010111	11	5	5	01000000	01100000	00001000	00001000	00100000	00100000	00100000	00100000	21 325 41 54
08B3	5	00000000010101	13	6	6	00011000	00100000	00100000	00100000	00100000	00100000	00100000	00100000	21 324 425 51
08BA	5	00000000010101	11	5	5	00011000	00001000	00100000	00100000	00100000	00100000	00100000	00100000	21 324 41 51
08BF	5	00000000010111	12	5	5	00010000	01100000	00100000	00100000	00100000	00100000	00100000	00100000	21 325 41 54
08FO	5	00000000111000	10	4	4	00011000	00101000	00010000	00010000	00010000	00010000	00010000	00010000	21 32 42 51
08F3	5	00000000111001	12	6	6	00011000	00100000	00100000	00100000	00100000	00100000	00100000	00100000	21 324 425 51
08F7	5	00000000111011	13	6	6	00011000	00100000	00100000	00100000	00100000	00100000	00100000	00100000	21 324 425 51
08FA	5	00000000111000	9	4	4	00001000	00011000	00010000	00010000	00100000	00100000	00100000	00100000	21 32 42 51

FUNCTIONS FOR WHICH OPTIMUM NETWORKS WERE OBTAINED

HEX1 GATES	BINARY	COST	NUM. OF INTERCON	OF MOST LEVELS	LEAST INTER	X1	X2	X3	X4	TO	GATE INTERCONNECTIONS
0AF9	000010001111011	11	6	4	4	00001000	00010000	01100000	00100000	21 325 423 51	
0AFF	000010001111111	7	3	4	3	01000000	00010000	00100000	00100000	21 32 43	
0A01	000010010010001	17	7	3	7	00001000	00010000	00111000	01110000	21 325 425 51 61	
0A99	000010010010011	11	5	3	5	00001000	00010000	00110000	01100000	21 324 41 51	
0A9A	000010010010101	12	5	3	5	00001000	00001000	01100000	00100000	21 324 41 51	
0AFF	000010010010111	13	5	3	5	01011000	00001000	00110000	01100000	21 324 41 51	
0AA7	000010010100010	10	4	3	4	00001000	00010000	01000000	00000000	21 32 42 51	
0AA0	000010010101000	13	6	5	6	00011000	00010000	00000000	00010000	21 32 42 51 61 76	
0AA3	000010010101011	12	6	4	6	00011000	00000000	01000000	00110000	21 324 425 51	
0ARR	000010010101101	10	5	4	5	00011000	00000000	01000000	00100000	21 324 41 51	
0ARF	000010010101111	11	5	4	5	00010000	01100000	01000000	00100000	21 325 41 54	
0AC9	0000100101010000	10	4	3	4	00011000	00010000	00100000	00010000	21 32 42 51	
0ACF	000010010101011	10	5	4	5	00010000	01100000	00100000	00000000	21 325 41 54	
0ADF	000010010101111	11	5	4	5	00010000	01100000	00100000	01000000	21 325 41 54	
0AE7	0000100101011011	18	9	4	9	00010000	00010000	01000000	01100000	21 3245 427 51 65 71	
0AEA	000010010101010	9	4	3	4	00010000	00010000	00000000	00000000	21 32 42 51	
0AF3	0000100101011011	11	6	4	6	00011000	00010000	01000000	00000000	21 324 425 51	
0AF7	0000100101011011	12	6	4	6	00011000	00000000	01000000	01000000	21 324 425 51	
0AF9	0000100101011001	18	10	4	10	00001000	00010000	00000000	01100000	21 326 4256 527 61 71	
0AFB	0000100101011011	10	6	4	6	00001000	00010000	01000000	00100000	21 325 423 51	
0AB3	0000100101011011	11	4	3	4	00011000	00010000	01000000	00100000	21 32 42 51	
0AB9	0000100101011011	7	3	3	3	00010000	00010000	01000000	00100000	21 324 41 51	
0ABF	000010010101111	15	7	3	7	00010000	00010000	00110000	01100000	21 325 425 51 61	
0ACF	000010010101111	13	6	4	6	00011000	01000000	00010000	00100000	21 325 42 51 61	
0AB3	0000100101011001	10	4	3	4	00011000	00010000	01000000	00000000	21 32 42 51	
0AB9	0000100101011011	9	4	3	4	00001000	00010000	01000000	00100000	21 32 42 51	
0ABF	000010010101111	15	9	4	9	00001000	00010000	00000000	01000000	21 327 427 523 61 76	
0AEF	000010010101111	8	3	3	3	01010000	00010000	01000000	00100000	21 32 41	
0EFF	000010010101110	8	4	3	4	00001000	00001000	00010000	00100000	21 32 42 51	
0EFF	0000100101011011	13	7	3	7	00001000	01001000	00010000	00100000	21 325 425 51 61	
0EFF	000010010101111	9	4	4	4	01001000	00001000	00010000	00100000	21 32 42 51	
0EFF	0000100101010001	13	7	3	7	00010000	00010000	00000000	01000000	21 325 425 51 61	
0EFF	0000100101011001	10	4	3	4	00010000	00010000	01000000	00000000	21 32 42 51	
0EFF	0000100101011001	12	5	3	5	00010000	00010000	01000000	00000000	21 32 42 52 61	
0EFF	0000100101011001	16	4	2	4	00011000	00010000	01100000	01100000	21 31 41 51	
0EFF	000010010101111	14	5	3	5	00010000	01001000	00010000	01100000	21 325 41 51	
0EFF	000010010101111	14	7	4	7	00010000	01100000	00000000	00000000	21 324 425 51 64	
0EFF	000010010101111	13	4	3	4	00010000	01001000	01000000	00100000	21 32 41 51	
0EFF	000010010101111	12	3	2	3	01100000	00010000	01000000	01000000	21 31 41	
0EFF	0000100010001000	13	5	4	5	00010000	00010000	00000000	00000000	21 32 42 51 64	
0EFF	000010001001111	17	8	4	8	00010000	01001000	00000000	01100000	21 3246 41 534 61	
0EFF	000010001001111	17	9	4	9	00001000	00001000	00000000	00000000	21 327 426 524 61 71	
0EFF	0000100100010001	18	7	4	7	00001000	00001000	00000000	01100000	21 325 425 51 61	
0EFF	0000100100010001	11	5	4	5	00001000	00000000	00000000	01100000	21 324 41 53	
0EFF	0000100100100101	14	6	4	6	00001000	00000000	01000000	00110000	21 324 425 51	
0EFF	0000100100101011	12	5	4	5	00010000	00001000	01100000	00100000	21 324 41 53	
0EFF	0000100100101100	16	8	4	8	00001000	00000000	00000000	00000000	21 32 426 524 61 74	







## FUNCTIONS FOR WHICH OPTIMUM NETWORKS WERE OBTAINED

HEX	GATES	BINARY	COST	NUM. OF INTERCON	MOST LEVELS	LEAST INTER	MOST INTER	X1	X2	X3	X4	T0	GATE	INTERCONNECTIONS
8188	6	1000011111111111	13	6	3	3	6	6	00000100	00011000	01001000	00100100	21	32 41 546 61
818F	5	1000011011111111	14	6	3	3	6	6	00011000	01100000	00101000	00110000	21	3245 41 51
81FF	6	1000001111111111	15	7	3	3	7	7	00001100	01100000	00010100	00101000	21	326 425 51 61
81FF	5	1000001111111111	15	6	3	3	6	6	01011000	00101000	00110000	00110000	21	3245 41 51
8228	7	1000000001010100	17	10	5	5	10	10	00001100	00010010	00100010	10000000	21	325 425 526 61 734
822A	5	1000010001010100	16	6	3	3	6	6	00011000	01101000	00110000	10000000	21	3245 41 51
822C	7	1000010001010100	18	10	5	5	10	10	00001010	00101000	00100100	00011000	21	325 425 527 634 71
8255	6	1000010101010101	16	8	4	4	8	8	00110100	00000100	00001000	01101000	21	324 41 534 623
8288	6	1000010100010100	12	6	4	4	7	6	00001000	00001000	00100100	10000000	21	32 42 546 61
828A	4	1000010100010100	10	4	3	3	4	4	00010000	01100000	00110000	10000000	21	324 41
82A4	4	1000010101010101	11	4	3	3	4	4	01010000	00110000	01100000	10000000	21	324 41
82C9	6	1000010110000111	12	6	3	3	6	6	00001000	00110000	01100000	00000100	21	324 41 51 65
82FF	6	1000011111000111	15	8	5	4	8	8	00001100	01000100	00100000	00100100	21	325 423 51 635
833F	5	1000011001111111	16	6	3	3	6	6	00111000	01101000	01110000	01000000	21	3245 41 51
835F	5	1000011011111111	16	6	3	3	6	6	00111000	01101000	00110000	01100000	21	3245 41 51
837F	5	1000011011111111	17	6	3	3	6	6	00111000	01101000	01110000	01100000	21	3245 41 51
8387	5	1000011000011111	14	6	3	3	6	6	00001000	01110000	01101000	01100000	21	3245 41 51
838F	4	1000011010111111	10	4	3	3	4	4	00010000	01100000	01110000	00100000	21	324 41
839F	5	1000011011111111	15	6	3	3	6	6	00011000	01100000	01110000	00100000	21	3245 41 51
83C3	6	1000011110000111	12	6	5	5	6	6	00001000	01100000	01100000	00000100	21	324 41 53 65
83C8	7	1000011110010000	15	8	5	4	8	8	00010000	00000110	00101100	00100000	21	325 423 51 62 74
83CF	5	1000011110011111	10	4	3	3	4	4	00010000	01001000	00110000	00000100	21	32 41 54
83D5	6	1000011110101001	16	7	3	3	7	7	00011000	01100100	00101000	01100000	21	3256 42 51 61
83D7	6	1000011110111111	19	8	3	3	8	8	00001100	01101000	01101000	01100000	21	32456 41 51 61
83DF	5	1000011110111111	15	6	3	3	6	6	00011000	01101000	00110000	01100000	21	3245 41 51
83FF	6	1000011110111111	14	6	5	4	8	6	00011000	01000100	00110000	00100100	21	32 42 51 635
83FF	4	1000011111111111	11	4	3	3	4	4	01010000	00110000	01100000	00100000	21	324 41
86A4	7	1000011010010100	17	9	5	5	9	9	00010100	00001100	00100000	00100000	21	327 423 546 61 71
8777	4	1000011011111111	12	4	3	3	4	4	00110000	01100000	01100000	01100000	21	324 41
877F	5	1000011011111111	18	6	3	3	6	6	00110000	01100000	01100000	01100000	21	3245 41 51
8788	6	1000011110000001	12	6	4	4	6	6	00010000	00101000	01000100	00000100	21	32 42 51 645
8788	6	1000011110001000	13	8	5	4	8	6	00010100	00001000	00100000	00100000	21	324 426 546 61
878F	4	1000011110011111	11	4	3	3	4	4	00010000	01100000	00110000	00110000	21	324 41
87A7	6	1000011110010011	13	6	5	5	6	6	00000100	01100000	01100000	01001000	21	326 41 54 65
87A7	5	1000011110010011	15	6	3	3	6	6	00010000	01100000	01100000	01100000	21	3245 41 51
878F	5	1000011110111111	16	6	3	3	6	6	00011000	01101000	01110000	00110000	21	3245 41 51
87E0	7	1000011111000000	16	7	4	4	7	7	00011000	00101010	00000110	00100100	21	32 42 51 645 72
87F7	4	1000011111011111	11	4	3	3	4	4	00010000	01100000	01100000	01100000	21	324 41
87F8	7	1000011111110111	17	8	5	4	9	8	00011100	00010100	01000010	00100010	21	32 42 52 61 7356
87FF	4	1000011111111111	12	4	3	3	4	4	01010000	00110000	01100000	01100000	21	324 41
8880	4	1000100100000000	7	3	3	3	3	3	00010000	00100000	10000000	10000000	21	32 42
8887	6	1000100100010011	17	7	3	3	7	7	00010100	00101000	01110000	01110000	21	325 426 51 61
8889	6	1000100100000001	14	8	3	3	8	8	00000100	00001000	00110000	01100000	21	32456 41 51 61
888A	4	1000100100000100	9	4	3	3	4	4	00010000	01100000	00100000	10000000	21	324 41
888A	5	1000100100000100	11	6	3	3	6	6	00010000	00010000	01100000	00100000	21	3245 41 51
888F	4	1000100100011111	8	4	3	3	4	4	00010000	01000000	00100000	00100000	21	324 41
8898	5	1000100100010111	12	6	3	3	6	6	00010000	00010000	00100000	00110000	21	3245 41 51
889F	5	1000100100010111	13	6	3	3	6	6	00010000	01001000	00101000	01100000	21	3245 41 51
88A0	5	1000100101000000	9	4	4	4	4	4	00011000	00100000	00010000	10000000	21	32 42 53
88A2	5	10001000010100010	11	5	3	3	5	5	00011000	00100000	01010000	10000000	21	32 425 51



## FUNCTIONS FOR WHICH OPTIMUM NETWORKS WERE OBTAINED

HEX1 GATES	BINARY	COST	NUM. OF MOST INTERCON LEVELS			MOST INTER LEVELS			X1	X2	X3	X4	GATE INTERCONNECTIONS		
88A7	100110010100111	16	7	3	3	7	7	7	00010100	00101000	01010000	01110000	21	325	426 51 61
88A9	100110010101000	8	4	4	4	4	4	4	00010000	00010000	01010000	10000000	21	32	42 54
88AF	100110010101011	9	4	3	3	4	4	4	00010000	01000000	00001000	01010000	21	32	41 54
88B3	100010001111011	12	5	3	3	5	5	5	00011000	01000000	01010000	00110000	21	32	425 51
88BF	100010001111111	9	4	3	3	4	4	4	00010000	01000000	01010000	00100000	21	324	41
88F0	100010001111000	9	4	4	4	4	4	4	00011000	00100000	00010000	00010000	21	32	42 53
88F3	100010001111011	11	5	3	3	5	5	5	00011000	00100000	00100000	00100000	21	32	425 51
88F7	100010001111011	12	5	3	3	5	5	5	00011000	00100000	01010000	01010000	21	32	425 51
88FA	100010001111000	8	4	4	4	4	4	4	00011000	00010000	01010000	01010000	21	32	42 54
88FA	100010001111011	10	5	3	3	5	5	5	00011000	00010000	01010000	01010000	21	325	42 51
88F1	100010010101001	18	8	3	3	8	8	8	00011000	00010000	01010000	01100000	21	325	4256 51 61
8899	100010010011001	12	6	3	3	6	6	6	00011000	00010000	01100000	01100000	21	3245	41 51
889A	100010010101011	13	6	3	3	6	6	6	00011000	00001000	01100000	00110000	21	3245	41 51
88FF	100010010111111	14	6	3	3	6	6	6	00011000	00010000	01100000	01100000	21	3245	41 51
88A2	100010101010101	12	5	3	3	5	5	5	00011000	00100000	01010000	01100000	21	3245	41 51
88A3	100010101010101	6	2	3	3	2	2	2	01000000	01000000	00100000	10000000	21	32	425 51
88AF	100010101010111	8	4	3	3	4	4	4	00010000	01000000	00100000	10000000	21	32	41 54
88F3	100010101101111	13	7	5	5	7	7	7	00011000	01000000	01010000	01010000	21	32	41 54
88F3	100010101101111	13	7	5	5	7	7	7	00011000	01000000	01010000	01010000	21	326	423 51 65
88A3	100010110110011	13	5	3	3	5	5	5	00011000	00100000	00010000	00100000	21	32	43 54
88A3	100010110110011	9	4	3	3	4	4	4	00011000	00100000	01010000	00100000	21	32	425 51
88AF	100010110110111	14	6	3	3	6	6	6	00011000	01010000	01100000	00100000	21	324	41
88F5	100010110110111	13	5	3	3	5	5	5	00011000	01010000	01100000	01100000	21	325	423 51 65 71
88F5	100010110110111	18	9	4	4	9	9	9	00010010	00100000	00001010	01100000	21	325	423 51 65 71
88F5	100010110110111	11	5	3	3	5	5	5	00010000	00110000	01100000	00100000	21	325	42 51
88F5	100010110110111	10	4	3	3	4	4	4	01010000	00010000	01100000	00100000	21	324	41
88F5	100010110110111	11	5	3	3	5	5	5	00010000	00001000	00010100	00100100	21	32	42 51 65
88F5	100010110110111	11	5	3	3	5	5	5	00010000	00001000	00001000	00001000	21	32	42 51 65
88F5	100010110110111	13	5	3	3	5	5	5	00011000	00101000	01010000	01010000	21	32	425 51
88F5	100010110110111	12	6	4	3	6	6	6	00011000	00010100	00100000	00100000	21	326	42 52 61
88F5	100010110110111	13	6	3	3	6	6	6	00011000	00010100	01010000	01010000	21	326	42 52 61
88F5	100010110110111	6	2	3	3	2	2	2	01000000	01000000	00100000	01000000	21	32	
88F5	100010110110111	16	6	3	3	6	6	6	00010000	01010000	00110000	01110000	21	3245	41 51
88F5	100010110110111	19	11	5	5	11	11	11	00010100	00010100	01010100	00010100	21	325	425 527 6357 71
88F5	100010110110111	17	8	4	4	8	8	8	00011000	01010000	00000110	00101000	21	324	425 51 65 74
88F5	100010110110111	17	6	3	3	6	6	6	00011000	01100000	01110000	00110000	21	3245	41 51
88F5	100010110110111	18	6	3	3	6	6	6	01011000	00110000	01110000	01110000	21	3245	41 51
88F5	100010001000000	15	7	4	4	7	7	7	00010010	00011000	00001010	00100100	21	32	42 546 61 76
889A	100110001000100	11	6	4	4	6	6	6	00010000	00010000	00001000	00100100	21	32	42 546 61
8897	100110001010111	19	11	5	5	11	11	11	00010100	00010100	01010100	00100100	21	325	423 51 657 71
8891	100110001010111	14	6	3	3	6	6	6	00011000	01000000	01000000	01110000	21	325	425 51
889A	100110010011011	13	6	3	3	6	6	6	00010000	00100000	01110000	00110000	21	325	425 51
889A	100110010011011	13	6	3	3	6	6	6	00010000	00010000	01100000	00110000	21	3245	41 51
889A	100110010011011	14	6	3	3	6	6	6	00010000	01000000	01010000	01100000	21	3245	41 51
889A	100110010011011	13	5	3	3	5	5	5	00011000	00100000	01010000	01100000	21	326	423 54 61
889A	100110010011011	12	7	5	5	7	7	7	00010000	00010000	00010000	01001000	21	326	423 54 61
889A	100110010011011	13	6	4	4	6	6	6	01000100	00010100	00010100	01001000	21	32	42 546 61



FUNCTIONS FOR WHICH OPTIMUM NETWORKS WERE OBTAINED

HEXI GATES	BINARY	COST	NUM. OF INTERCON.	MOST LEVELS	LEAST INTER	MOST LEVELS	LEAST INTER	X1	X2	X3	X4	X5	X6	X7	X8	X9	X10	X11	X12	X13	X14	X15	X16	X17	X18	X19	X20	X21	X22	X23	X24	X25	X26	X27	X28	X29	X30	X31	X32	X33	X34	X35	X36	X37	X38	X39	X40	X41	X42	X43	X44	X45	X46	X47	X48	X49	X50	X51	X52	X53	X54	X55	X56	X57	X58	X59	X60	X61	X62	X63	X64	X65	X66	X67	X68	X69	X70	X71	X72	X73	X74	X75	X76	X77	X78	X79	X80	X81	X82	X83	X84	X85	X86	X87	X88	X89	X90	X91	X92	X93	X94	X95	X96	X97	X98	X99	X100	X101	X102	X103	X104	X105	X106	X107	X108	X109	X110	X111	X112	X113	X114	X115	X116	X117	X118	X119	X120	X121	X122	X123	X124	X125	X126	X127	X128	X129	X130	X131	X132	X133	X134	X135	X136	X137	X138	X139	X140	X141	X142	X143	X144	X145	X146	X147	X148	X149	X150	X151	X152	X153	X154	X155	X156	X157	X158	X159	X160	X161	X162	X163	X164	X165	X166	X167	X168	X169	X170	X171	X172	X173	X174	X175	X176	X177	X178	X179	X180	X181	X182	X183	X184	X185	X186	X187	X188	X189	X190	X191	X192	X193	X194	X195	X196	X197	X198	X199	X200	X201	X202	X203	X204	X205	X206	X207	X208	X209	X210	X211	X212	X213	X214	X215	X216	X217	X218	X219	X220	X221	X222	X223	X224	X225	X226	X227	X228	X229	X230	X231	X232	X233	X234	X235	X236	X237	X238	X239	X240	X241	X242	X243	X244	X245	X246	X247	X248	X249	X250	X251	X252	X253	X254	X255	X256	X257	X258	X259	X260	X261	X262	X263	X264	X265	X266	X267	X268	X269	X270	X271	X272	X273	X274	X275	X276	X277	X278	X279	X280	X281	X282	X283	X284	X285	X286	X287	X288	X289	X290	X291	X292	X293	X294	X295	X296	X297	X298	X299	X300	X301	X302	X303	X304	X305	X306	X307	X308	X309	X310	X311	X312	X313	X314	X315	X316	X317	X318	X319	X320	X321	X322	X323	X324	X325	X326	X327	X328	X329	X330	X331	X332	X333	X334	X335	X336	X337	X338	X339	X340	X341	X342	X343	X344	X345	X346	X347	X348	X349	X350	X351	X352	X353	X354	X355	X356	X357	X358	X359	X360	X361	X362	X363	X364	X365	X366	X367	X368	X369	X370	X371	X372	X373	X374	X375	X376	X377	X378	X379	X380	X381	X382	X383	X384	X385	X386	X387	X388	X389	X390	X391	X392	X393	X394	X395	X396	X397	X398	X399	X400	X401	X402	X403	X404	X405	X406	X407	X408	X409	X410	X411	X412	X413	X414	X415	X416	X417	X418	X419	X420	X421	X422	X423	X424	X425	X426	X427	X428	X429	X430	X431	X432	X433	X434	X435	X436	X437	X438	X439	X440	X441	X442	X443	X444	X445	X446	X447	X448	X449	X450	X451	X452	X453	X454	X455	X456	X457	X458	X459	X460	X461	X462	X463	X464	X465	X466	X467	X468	X469	X470	X471	X472	X473	X474	X475	X476	X477	X478	X479	X480	X481	X482	X483	X484	X485	X486	X487	X488	X489	X490	X491	X492	X493	X494	X495	X496	X497	X498	X499	X500	X501	X502	X503	X504	X505	X506	X507	X508	X509	X510	X511	X512	X513	X514	X515	X516	X517	X518	X519	X520	X521	X522	X523	X524	X525	X526	X527	X528	X529	X530	X531	X532	X533	X534	X535	X536	X537	X538	X539	X540	X541	X542	X543	X544	X545	X546	X547	X548	X549	X550	X551	X552	X553	X554	X555	X556	X557	X558	X559	X560	X561	X562	X563	X564	X565	X566	X567	X568	X569	X570	X571	X572	X573	X574	X575	X576	X577	X578	X579	X580	X581	X582	X583	X584	X585	X586	X587	X588	X589	X590	X591	X592	X593	X594	X595	X596	X597	X598	X599	X600	X601	X602	X603	X604	X605	X606	X607	X608	X609	X610	X611	X612	X613	X614	X615	X616	X617	X618	X619	X620	X621	X622	X623	X624	X625	X626	X627	X628	X629	X630	X631	X632	X633	X634	X635	X636	X637	X638	X639	X640	X641	X642	X643	X644	X645	X646	X647	X648	X649	X650	X651	X652	X653	X654	X655	X656	X657	X658	X659	X660	X661	X662	X663	X664	X665	X666	X667	X668	X669	X670	X671	X672	X673	X674	X675	X676	X677	X678	X679	X680	X681	X682	X683	X684	X685	X686	X687	X688	X689	X690	X691	X692	X693	X694	X695	X696	X697	X698	X699	X700	X701	X702	X703	X704	X705	X706	X707	X708	X709	X710	X711	X712	X713	X714	X715	X716	X717	X718	X719	X720	X721	X722	X723	X724	X725	X726	X727	X728	X729	X730	X731	X732	X733	X734	X735	X736	X737	X738	X739	X740	X741	X742	X743	X744	X745	X746	X747	X748	X749	X750	X751	X752	X753	X754	X755	X756	X757	X758	X759	X760	X761	X762	X763	X764	X765	X766	X767	X768	X769	X770	X771	X772	X773	X774	X775	X776	X777	X778	X779	X780	X781	X782	X783	X784	X785	X786	X787	X788	X789	X790	X791	X792	X793	X794	X795	X796	X797	X798	X799	X800	X801	X802	X803	X804	X805	X806	X807	X808	X809	X810	X811	X812	X813	X814	X815	X816	X817	X818	X819	X820	X821	X822	X823	X824	X825	X826	X827	X828	X829	X830	X831	X832	X833	X834	X835	X836	X837	X838	X839	X840	X841	X842	X843	X844	X845	X846	X847	X848	X849	X850	X851	X852	X853	X854	X855	X856	X857	X858	X859	X860	X861	X862	X863	X864	X865	X866	X867	X868	X869	X870	X871	X872	X873	X874	X875	X876	X877	X878	X879	X880	X881	X882	X883	X884	X885	X886	X887	X888	X889	X890	X891	X892	X893	X894	X895	X896	X897	X898	X899	X900	X901	X902	X903	X904	X905	X906	X907	X908	X909	X910	X911	X912	X913	X914	X915	X916	X917	X918	X919	X920	X921	X922	X923	X924	X925	X926	X927	X928	X929	X930	X931	X932	X933	X934	X935	X936	X937	X938	X939	X940	X941	X942	X943	X944	X945	X946	X947	X948	X949	X950	X951	X952	X953	X954	X955	X956	X957	X958	X959	X960	X961	X962	X963	X964	X965	X966	X967	X968	X969	X970	X971	X972	X973	X974	X975	X976	X977	X978	X979	X980	X981	X982	X983	X984	X985	X986	X987	X988	X989	X990	X991	X992	X993	X994	X995	X996	X997	X998	X999	X1000	X1001	X1002	X1003	X1004	X1005	X1006	X1007	X1008	X1009	X1010	X1011	X1012	X1013	X1014	X1015	X1016	X1017	X1018	X1019	X1020	X1021	X1022	X1023	X1024	X1025	X1026	X1027	X1028	X1029	X1030	X1031	X1032	X1033	X1034	X1035	X1036	X1037	X1038	X1039	X1040	X1041	X1042	X1043	X1044	X1045	X1046	X1047	X1048	X1049	X1050	X1051	X1052	X1053	X1054	X1055	X1056	X1057	X1058	X1059	X1060	X1061	X1062	X1063	X1064	X1065	X1066	X1067	X1068	X1069	X1070	X1071	X1072	X1073	X1074	X1075	X1076	X1077	X1078	X1079	X1080	X1081	X1082	X1083	X1084	X1085	X1086	X1087	X1088	X1089	X1090	X1091	X1092	X1093	X1094	X1095	X1096	X1097	X1098	X1099	X1100	X1101	X1102	X1103	X1104	X1105	X1106	X1107	X1108	X1109	X1110	X1111	X1112	X1113	X1114	X1115	X1116	X1117	X1118	X1119	X1120	X1121	X1122	X1123	X1124	X1125	X1126	X1127	X1128	X1129	X1130	X1131	X1132	X1133	X1134	X1135	X1136	X1137	X1138	X1139	X1140	X1141	X1142	X1143	X1144	X1145	X1146	X1147	X1148	X1149	X1150	X1151	X1152	X1153	X1154	X1155	X1156	X1157	X1158	X1159	X1160	X1161	X1162	X1163	X1164	X1165	X1166	X1167	X1168	X1169	X1170	X1171	X1172	X1173	X1174	X1175	X1176	X1177	X1178	X1179	X1180	X1181	X1182	X1183	X1184	X1185	X1186	X1187	X1188	X1189	X1190	X1191	X1192	X1193	X1194	X1195	X1196	X1197	X1198	X1199	X1200	X1201	X1202	X1203	X1204	X1205	X1206	X1207	X1208	X1209	X1210	X1211	X1212	X1213	X1214	X1215	X1216	X1217	X1218	X1219	X1220	X1221	X1222	X1223	X1224	X1225	X1226	X1227	X1228	X1229	X1230	X1231	X1232	X1233	X1234	X1235	X1236	X1237	X1238	X1239	X1240	X1241	X1242	X1243	X1244	X1245	X1246	X1247	X1248	X1249	X1250	X1251	X1252	X1253	X1254	X1255	X1256	X1257	X1258	X1259	X1260	X1261	X1262	X1263	X1264	X1265	X1266	X1267	X1268	X1269	X1270	X1271	X1272	X1273	X1274	X1275	X1276	X1277	X1278	X1279	X1280	X1281	X1282	X1283	X1284	X1285	X1286	X1287	X1288	X1289	X1290	X1291	X1292	X1293	X1294	X1295	X1296	X1297	X1298	X1299	X1300	X1301	X1302	X1303	X1304	X1305	X1306	X1307	X1308	X1309	X1310	X1311	X1312	X1313	X1314	X1315	X1316	X1317	X1318	X1319	X1320	X1321	X1322	X1323	X1324	X1325	X1326	X1327	X1328	X1329	X1330	X1331	X1332	X1333	X1334	X1335	X1336	X1337	X1338	X1339	X1340	X1341	X1342	X1343	X1344	X1345	X1346	X1347	X1348	X1349	X1350	X1351	X1352	X1353	X1354	X1355	X1356	X1357	X1358	X1359	X1360	X1361	X1362	X1363	X1364	X1365	X1366	X1367	X1368	X1369	X1370	X1371	X1372	X1373	X1374	X1375	X1376	X1377	X1378	X1379	X1380	X1381	X1382	X1383	X1384	X1385	X1386	X1387	X1388	X1389	X1390	X1391	X1392	X1393	X1394	X1395	X1396	X1397	X1398	X1399	X1400	X1401	X1402	X1403	X1404	X1405	X1406	X1407	X1408	X1409	X1410	X1411	X1412	X1413	X1414	X1415	X1416	X1417	X1418	X1419	X1420	X1421	X1422	X1423	X1424	X1425	X1426	X1427	X1428	X1429	X1430	X1431	X1432	X1433	X1434	X1435	X1436	X1437	X1438	X1439	X1440	X1441	X1442	X1443	X1444	X1445	X1446	X1447	X1448	X1449	X1450	X1451	X1452	X1453	X1454	X1455	X1456	X1457	X1458	X1459	X1460	X1461	X1462	X1463	X1464	X1465	X1466	X1467	X1468	X1469	X1470	X1471	X1472	X1473	X1474	X1475	X1476	X1477	X1478	X1479	X1480	X1481	X1482</
------------	--------	------	----------------------	----------------	----------------	----------------	----------------	----	----	----	----	----	----	----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	---------

## FUNCTIONS FOR WHICH OPTIMUM NETWORKS WERE OBTAINED

HEX1	GATES	BINARY	COST	NUM. OF INTERCON	MOST LEVELS	LEAST LEVELS	MOST INTER	LEAST INTER	X1	TO	X2	TO	X3	TO	X4	TO	GATE	INTERCONNECTIONS
AFF7	5	1010111111111111	12	5	3	3	5	5	00011000	00101000	01001000	01000000	01010000	01010000	21	32	425	51
AFF6	7	1010111111111110	13	7	3	3	7	7	00001100	00001010	00010000	00100000	01010000	01010000	21	327	42	52 62 71
8000	5	1011101101111111	13	5	3	3	5	5	00011000	00011000	00101000	00101000	01010000	01010000	21	32	425	51
80EF	7	1011101101111111	18	9	4	4	9	9	00001110	01031000	00010010	00100100	01010100	01010100	21	32	42	526 61 7456
80F0	5	1011101101111111	12	5	3	3	5	5	00001000	00011000	00101000	00101000	01010000	01010000	21	32	425	51
80FF	5	1011101101111111	13	5	3	3	5	5	01010000	00011000	00101000	00101000	01010000	01010000	21	32	425	51
80FF	7	1011101101111111	17	9	5	3	9	7	00001010	00010010	00101000	00101000	01010000	01010000	21	326	42	526 61 723
80FF	3	1011101101111111	6	2	3	3	2	2	01000000	01000000	01000000	01000000	01000000	01000000	21	32	42	52 62
8800	6	1110100010100000	17	5	3	3	5	5	00011000	00101000	00101000	00101000	01010000	01010000	21	32	42	52
8800	5	1110100010100000	12	4	3	3	4	4	00011000	00101000	00101000	00101000	01010000	01010000	21	325	425	51 625
880F	6	1110100010100000	18	8	3	3	8	8	00011000	00101000	00101000	00101000	01010000	01010000	21	325	425	51 625
880F	5	1110100010100000	11	4	3	3	4	4	00011000	00101000	00101000	00101000	01010000	01010000	21	32	42	52
88FF	5	1110100010100000	11	4	3	3	4	4	01000000	00011000	00101000	00101000	01010000	01010000	21	32	42	52
88A4	4	1110100010100000	7	3	3	3	3	3	00100000	00100000	00100000	00100000	01010000	01010000	21	32	42	
88A0	6	1110100010100000	16	9	3	3	9	9	00010000	00101000	00101000	00101000	01010000	01010000	21	3256	4256	51 61
88AF	5	1110100010100000	12	6	3	3	6	6	00011000	00101000	00101000	00101000	01010000	01010000	21	325	425	51
880F	5	1110100010100000	13	6	3	3	6	6	00011000	00101000	00101000	00101000	01010000	01010000	21	325	425	51
8800	4	1110100010100000	10	4	3	3	4	4	00010000	00001000	00101000	00101000	01010000	01010000	21	32	42	
880F	5	1110100010100000	12	6	3	3	6	6	01010000	01100000	00100000	00100000	00010000	00010000	21	325	425	51
8805	5	1110100010100000	12	6	3	3	6	6	00011000	00100000	00100000	00100000	01010000	01010000	21	325	425	51
880F	5	1110100010100000	13	6	3	3	6	6	00011000	01100000	00100000	00100000	01010000	01010000	21	325	425	51
880F	4	1110100010100000	11	6	3	3	6	6	00011000	00100000	00100000	00100000	01010000	01010000	21	325	425	51
880F	5	1110100010100000	7	3	3	3	3	3	01000000	00100000	00010000	00010000	01010000	01010000	21	32	42	
880F	5	1110100010100000	12	6	3	3	6	6	00011000	01010000	00010000	00010000	01010000	01010000	21	325	425	51
880F	8	1110100010100000	18	11	5	4	11	10	00001010	00001010	00010000	00010000	01010000	01010000	21	326	42	527 625 71 846
880F	5	1110100010100000	13	6	3	3	6	6	01001000	00011000	00100000	00100000	01010000	01010000	21	325	425	51
880F	5	1110100010100000	9	4	3	3	4	4	00011000	00100000	00010000	00010000	01010000	01010000	21	32	42	
880F	5	1110100010100000	10	6	3	3	6	6	00011000	01000000	00010000	00010000	01010000	01010000	21	325	425	51
880F	5	1110100010100000	14	6	3	3	6	6	00011000	01010000	00010000	00010000	01010000	01010000	21	325	425	51
880F	8	1110100010100000	19	11	5	4	11	11	00001001	00010001	00100000	00100000	01010000	01010000	21	328	426	526 61 768 81
880F	7	1110100010100000	14	7	3	3	7	7	00011000	00010000	00010000	00010000	01010000	01010000	21	326	42	526 61
880F	7	1110100010100000	13	7	4	4	7	7	00001110	00001010	00010000	00010000	01010000	01010000	21	32	42	52 62 756
880F	4	1110100010100000	7	3	3	3	3	3	01000000	01000000	00010000	00010000	01010000	01010000	21	32	42	
880F	5	1110100010100000	8	4	3	3	4	4	00011000	00010000	00010000	00010000	01010000	01010000	21	32	42	
880F	6	1110100010100000	14	8	3	3	8	8	00001100	01001000	00010000	00010000	01010000	01010000	21	326	426	526 61
880F	5	1110100010100000	8	4	3	3	4	4	01000000	00001000	00010000	00010000	01010000	01010000	21	32	42	
880F	6	1110100010100000	9	5	3	3	5	5	00001000	00001000	00010000	00010000	01010000	01010000	21	32	42	

Table E-2

STATISTICS ON OBTAINED OPTIMAL NETWORKS

# OF GATES	# OF FNS	AVG CCST	LRGST COST	SMLST COST	MOST INTR	LEAS INTR	AVG MOST INTR	AVG LEAS INTR	MOST LEV	LEAS LEV	AVG MOST LEV	AVG LEAS LEV
3	13	6.308	8	6	2	2	2.000	2.000	3	2	2.462	2.462
4	60	8.967	12	7	4	3	3.467	3.467	4	2	2.917	2.917
5	234	11.479	18	8	6	4	5.064	4.974	5	2	3.321	3.215
6	83	14.277	19	9	9	5	6.916	6.627	5	2	3.639	3.422
7	46	16.478	23	13	12	6	8.587	8.326	6	3	4.304	4.087
8	2	18.500	19	18	11	10	11.000	10.500	5	3	4.000	3.500

## LIST OF REFERENCES

- [1] Balas, E., "An Additive Algorithm for Solving Linear Programs With Zero-One Variables," Operations Research, vol. 13, no. 4, pp. 517-549, July-Aug., 1965.
- [2] Baugh, C.R., T. Ibaraki, T.K. Liu, and S. Muroga, "Optimal Network Design Using NOR and NOR-AND Gates by Integer Programming," Report no. 293, Department of Computer Science, University of Illinois, January, 1969.
- [3] Breuer, M.A., "Implementation of Threshold Nets by Integer Linear Programming," IEEEEC, vol. EC-14, no. 6, pp. 950-952, Dec., 1965.
- [4] Cameron, S.H., "The Generation of Minimal Threshold Nets by an Integer Program," IEEEEC, vol. EC-13, no. 3, pp. 299-302, June, 1964.
- [5] Chandersekaran, C.S., "Synthesis of Optimal Double-Rail Logic Networks Using NOR-OR Gates by Integer Programming," Report no. 384, Department of Computer Science, University of Illinois, February, 1970.
- [6] Davidson, E.S., "An Algorithm for NAND Decomposition of Combinational Switching Systems," Ph.D. dissertation, Department of Electrical Engineering and Coordinated Science Laboratory, University of Illinois, 1968.
- [7] Fleischman, B., "Computational Experience With the Algorithm of Balas," Operations Research, vol. 15, no. 1, pp. 153-155, Jan.-Feb., 1967.
- [8] Geoffrion, A.M., "Integer Programming by Implicit Enumeration and Balas' Method," SIAM Review, vol. 9, no. 2, pp. 178-190, April, 1967.
- [9] Glover, F., "A Multiphase-Dual Algorithm for the Zero-One Integer Programming Problem," Operations Research, vol. 13, no. 6, pp. 879-919, Nov.-Dec., 1965.
- [10] Hellerman, L., "A Catalog of Three-Variable OR-Invert and AND-Invert Logical Circuits," IEEEEC, vol. EC-12, no. 3, pp. 198-223, June, 1963.
- [11] Ibaraki, T., T.K. Liu, C.R. Baugh, and S. Muroga, "Implicit Enumeration Program for Zero-One Integer Programming," Report no. 305, Department of Computer Science, University of Illinois, January, 1969.

- [12] Ikeno, N., A. Hashimoto, and K. Naito, "A Table of Four-Variable Minimal NAND Circuits," Electrical Communication Lab. Tech. J., Extra Issue no. 26, Electrical Communication Laboratory, Nippon Telegraph and Telephone Public Corporation, Tokyo, Japan, 1968 (in Japanese).
- [13] Liu, T.K., "A Code for Zero-One Integer Linear Programming by Implicit Enumeration," Master thesis, Department of Computer Science, University of Illinois, 1968.
- [14] Muroga, S. and T. Ibaraki, "Logical Design of an Optimum Network by Integer Linear Programming-Part 1," Report no. 264, Department of Computer Science, University of Illinois, July, 1968.
- [15] Muroga, S. and T. Ibaraki, "Logical Design of an Optimum Network by Integer Linear Programming-Part 2," Report no. 289, Department of Computer Science, University of Illinois, December, 1968.
- [16] Muroga, S., "Logical Design of Optimal Digital Networks by Integer Programming," in Advances in Information Systems Science, vol. 3, J.T. Tou, Ed. Plenum Press: New York, 1970, pp. 283-348.
- [17] Nakagawa, T., and H.C. Lai, "A Branch-and-Bound Algorithm for Optimal NOR Networks," Report no. 438, Department of Computer Science, University of Illinois, 1971.
- [18] Swee, R.S., "Optimum Network Design Using NOR-OR Gates by Integer Programming," Master thesis, Department of Computer Science, University of Illinois, 1970.
- [19] Taniguchi, K., N. Tokura, T. Kasami and H. Ozaki, "Logical Functions Realizable by a Planar NAND Network," The Transactions of Electronics and Communications Engineers of Japan, vol. 51-C, no. 2, pp. 59-65, February, 1968.





OCT 13 1971















UNIVERSITY OF ILLINOIS-URBANA

510.84 IL6R no. C002 no.475-480(1971

Internal report /



3 0112 088400012